mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-01 00:49:43 +00:00
a0dd99d51e
Now that bit 29 is the USB PHY reset bit, update the Kilauea port to remove the USB PHY reset after powerup. The CPLD will keep the USB PHY in reset (active low) until the bit is set to 1 in board_early_init_f(). Signed-off-by: Stefan Roese <sr@denx.de> |
||
---|---|---|
.. | ||
cmd_pll.c | ||
config.mk | ||
init.S | ||
kilauea.c | ||
Makefile | ||
memory.c | ||
u-boot-nand.lds | ||
u-boot.lds |