mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 17:28:15 +00:00
9d0c2ceb35
This is the first ARMv8 SoC from Socionext Inc. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
38 lines
701 B
C
38 lines
701 B
C
/*
|
|
* Copyright (C) 2016 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <mapmem.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/io.h>
|
|
#include <linux/sizes.h>
|
|
|
|
#define CNT_CONTROL_BASE 0x60E00000
|
|
|
|
#define CNTCR 0x000
|
|
#define CNTCR_EN BIT(0)
|
|
|
|
/* setup ARMv8 Generic Timer */
|
|
int timer_init(void)
|
|
{
|
|
void __iomem *base;
|
|
u32 tmp;
|
|
|
|
base = map_sysmem(CNT_CONTROL_BASE, SZ_4K);
|
|
|
|
/*
|
|
* Note:
|
|
* In a system that implements both Secure and Non-secure states,
|
|
* this register is only writable in Secure state.
|
|
*/
|
|
tmp = readl(base + CNTCR);
|
|
tmp |= CNTCR_EN;
|
|
writel(tmp, base + CNTCR);
|
|
|
|
unmap_sysmem(base);
|
|
|
|
return 0;
|
|
}
|