Mirrors/u-boot
2
0
Fork 0
mirror of https://github.com/AsahiLinux/u-boot synced 2024-11-19 11:18:28 +00:00
Code Issues Projects Releases Packages Wiki Activity
u-boot/arch/mips/lib
History
Paul Burton 8755d50706 MIPS: clear TagLo select 2 during cache init 
Current MIPS cores from Imagination Technologies use TagLo select 2 for
the data cache. The architecture requires that it is safe for software
to write to this register even if it isn't present, so take the trivial
option of clearing both selects 0 & 2.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
Cc: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
2015-01-29 12:55:01 +01:00
..
ashldi3.c dm: mips: Import libgcc components from Linux 2012-08-17 20:13:48 +02:00
ashrdi3.c dm: mips: Import libgcc components from Linux 2012-08-17 20:13:48 +02:00
bootm.c MIPS: bootm: add bootstage reporting 2015-01-21 14:02:49 +01:00
cache.c MIPS: unify cache maintenance functions 2015-01-29 12:55:00 +01:00
cache_init.S MIPS: clear TagLo select 2 during cache init 2015-01-29 12:55:01 +01:00
io.c MIPS: move mips_io_port_base out of board.c 2014-04-20 13:16:42 +02:00
libgcc.h dm: mips: Import libgcc components from Linux 2012-08-17 20:13:48 +02:00
lshrdi3.c dm: mips: Import libgcc components from Linux 2012-08-17 20:13:48 +02:00
Makefile MIPS: unify cache initialization code 2015-01-29 12:55:01 +01:00