mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-12 14:23:00 +00:00
7f66ec50ad
With the Linux and U-Boot board dtb files unified, we now have a duplicate sdhci1 pinmux node. Remove it Tested-by: Tom Rini <trini@konsulko.com> Signed-off-by: Bryan Brattlof <bb@ti.com> Reviewed-by: Nishanth Menon <nm@ti.com>
277 lines
6.5 KiB
Text
277 lines
6.5 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2016-2018 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "k3-am654-base-board.dts"
|
|
#include "k3-am654-base-board-u-boot.dtsi"
|
|
#include "k3-am654-base-board-ddr4-1600MTs.dtsi"
|
|
#include "k3-am654-ddr.dtsi"
|
|
|
|
/ {
|
|
compatible = "ti,am654-evm", "ti,am654";
|
|
model = "Texas Instruments AM654 R5 Base Board";
|
|
|
|
aliases {
|
|
ethernet0 = &cpsw_port1;
|
|
remoteproc0 = &sysctrler;
|
|
remoteproc1 = &a53_0;
|
|
spi0 = &ospi0;
|
|
spi1 = &ospi1;
|
|
usb0 = &usb0;
|
|
usb1 = &usb1;
|
|
};
|
|
|
|
a53_0: a53@0 {
|
|
compatible = "ti,am654-rproc";
|
|
reg = <0x0 0x00a90000 0x0 0x10>;
|
|
power-domains = <&k3_pds 61 TI_SCI_PD_EXCLUSIVE>,
|
|
<&k3_pds 202 TI_SCI_PD_EXCLUSIVE>;
|
|
resets = <&k3_reset 202 0>;
|
|
clocks = <&k3_clks 61 0>;
|
|
assigned-clocks = <&k3_clks 202 0>;
|
|
assigned-clock-rates = <800000000>;
|
|
ti,sci = <&dmsc>;
|
|
ti,sci-proc-id = <32>;
|
|
ti,sci-host-id = <10>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&cbass_mcu {
|
|
mcu_secproxy: secproxy@28380000 {
|
|
compatible = "ti,am654-secure-proxy";
|
|
reg = <0x0 0x2a380000 0x0 0x80000>,
|
|
<0x0 0x2a400000 0x0 0x80000>,
|
|
<0x0 0x2a480000 0x0 0x80000>;
|
|
reg-names = "rt", "scfg", "target_data";
|
|
#mbox-cells = <1>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
&cbass_wakeup {
|
|
sysctrler: sysctrler {
|
|
compatible = "ti,am654-system-controller";
|
|
mboxes= <&mcu_secproxy 4>, <&mcu_secproxy 5>;
|
|
mbox-names = "tx", "rx";
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
clk_200mhz: dummy_clock {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <200000000>;
|
|
bootph-pre-ram;
|
|
};
|
|
};
|
|
|
|
/*
|
|
* timer init is called as part of rproc_start() while
|
|
* starting System Firmware, so any clock/power-domain
|
|
* operations will fail as SYSFW is not yet up and running.
|
|
* Delete all clock/power-domain properties to avoid
|
|
* timer init failure.
|
|
* This is an always on timer at 20MHz.
|
|
*/
|
|
&mcu_timer0 {
|
|
/delete-property/ clocks;
|
|
/delete-property/ assigned-clocks;
|
|
/delete-property/ assigned-clock-parents;
|
|
/delete-property/ power-domains;
|
|
};
|
|
|
|
&dmsc {
|
|
mboxes= <&mcu_secproxy 8>, <&mcu_secproxy 6>, <&mcu_secproxy 5>;
|
|
mbox-names = "tx", "rx", "notify";
|
|
ti,host-id = <4>;
|
|
ti,secure-host;
|
|
};
|
|
|
|
&wkup_uart0 {
|
|
status = "okay";
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&mcu_uart0 {
|
|
clock-frequency = <48000000>;
|
|
/delete-property/ power-domains;
|
|
status = "okay";
|
|
bootph-pre-ram;
|
|
};
|
|
|
|
&wkup_vtm0 {
|
|
compatible = "ti,am654-vtm", "ti,am654-avs";
|
|
vdd-supply-3 = <&vdd_mpu>;
|
|
vdd-supply-4 = <&vdd_mpu>;
|
|
};
|
|
|
|
&wkup_pmx0 {
|
|
wkup_vtt_pins_default: wkup_vtt_pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_WKUP_IOPAD(0x0040, PIN_OUTPUT_PULLUP, 7) /* WKUP_GPIO0_28 */
|
|
>;
|
|
};
|
|
|
|
wkup_i2c0_pins_default: wkup-i2c0-pins-default {
|
|
pinctrl-single,pins = <
|
|
AM65X_WKUP_IOPAD(0x00e0, PIN_INPUT, 0) /* (AC7) WKUP_I2C0_SCL */
|
|
AM65X_WKUP_IOPAD(0x00e4, PIN_INPUT, 0) /* (AD6) WKUP_I2C0_SDA */
|
|
>;
|
|
};
|
|
|
|
mcu_fss0_ospi0_pins_default: mcu-fss0-ospi0-pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_WKUP_IOPAD(0x0000, PIN_OUTPUT, 0) /* (V1) MCU_OSPI0_CLK */
|
|
AM65X_WKUP_IOPAD(0x0008, PIN_INPUT, 0) /* (U2) MCU_OSPI0_DQS */
|
|
AM65X_WKUP_IOPAD(0x000c, PIN_INPUT, 0) /* (U4) MCU_OSPI0_D0 */
|
|
AM65X_WKUP_IOPAD(0x0010, PIN_INPUT, 0) /* (U5) MCU_OSPI0_D1 */
|
|
AM65X_WKUP_IOPAD(0x0014, PIN_INPUT, 0) /* (T2) MCU_OSPI0_D2 */
|
|
AM65X_WKUP_IOPAD(0x0018, PIN_INPUT, 0) /* (T3) MCU_OSPI0_D3 */
|
|
AM65X_WKUP_IOPAD(0x001c, PIN_INPUT, 0) /* (T4) MCU_OSPI0_D4 */
|
|
AM65X_WKUP_IOPAD(0x0020, PIN_INPUT, 0) /* (T5) MCU_OSPI0_D5 */
|
|
AM65X_WKUP_IOPAD(0x0024, PIN_INPUT, 0) /* (R2) MCU_OSPI0_D6 */
|
|
AM65X_WKUP_IOPAD(0x0028, PIN_INPUT, 0) /* (R3) MCU_OSPI0_D7 */
|
|
AM65X_WKUP_IOPAD(0x002c, PIN_OUTPUT, 0) /* (R4) MCU_OSPI0_CSn0 */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&main_pmx0 {
|
|
usb0_pins_default: usb0_pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_IOPAD(0x02bc, PIN_OUTPUT, 0) /* (AD9) USB0_DRVVBUS */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&memorycontroller {
|
|
vtt-supply = <&vtt_supply>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&wkup_vtt_pins_default>;
|
|
};
|
|
|
|
/*
|
|
* MMC is probed to pull in firmware, so any clock
|
|
* or power-domain operation will fail as we do not
|
|
* have the firmware running at this point. Delete the
|
|
* power-domain properties to avoid making calls to
|
|
* SYSFW before it is loaded. Public ROM has already
|
|
* set it up for us anyway.
|
|
*/
|
|
&sdhci0 {
|
|
clock-names = "clk_xin";
|
|
clocks = <&clk_200mhz>;
|
|
/delete-property/ power-domains;
|
|
};
|
|
|
|
/*
|
|
* MMC is probed to pull in firmware, so any clock
|
|
* or power-domain operation will fail as we do not
|
|
* have the firmware running at this point. Delete the
|
|
* power-domain properties to avoid making calls to
|
|
* SYSFW before it is loaded. Public ROM has already
|
|
* set it up for us anyway.
|
|
*/
|
|
&sdhci1 {
|
|
clock-names = "clk_xin";
|
|
clocks = <&clk_200mhz>;
|
|
/delete-property/ power-domains;
|
|
};
|
|
|
|
&wkup_i2c0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&wkup_i2c0_pins_default>;
|
|
clock-frequency = <400000>;
|
|
|
|
vdd_mpu: tps62363@60 {
|
|
compatible = "ti,tps62363";
|
|
reg = <0x60>;
|
|
regulator-name = "VDD_MPU";
|
|
regulator-min-microvolt = <500000>;
|
|
regulator-max-microvolt = <1770000>;
|
|
regulator-always-on;
|
|
regulator-boot-on;
|
|
ti,vsel0-state-high;
|
|
ti,vsel1-state-high;
|
|
};
|
|
};
|
|
|
|
&ospi0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&mcu_fss0_ospi0_pins_default>;
|
|
bootph-pre-ram;
|
|
|
|
reg = <0x0 0x47040000 0x0 0x100>,
|
|
<0x0 0x50000000 0x0 0x8000000>;
|
|
|
|
flash@0{
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0x0>;
|
|
spi-tx-bus-width = <1>;
|
|
spi-rx-bus-width = <8>;
|
|
spi-max-frequency = <50000000>;
|
|
cdns,tshsl-ns = <60>;
|
|
cdns,tsd2d-ns = <60>;
|
|
cdns,tchsh-ns = <60>;
|
|
cdns,tslch-ns = <60>;
|
|
cdns,read-delay = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
};
|
|
};
|
|
|
|
&main_pmx0 {
|
|
usb0_pins_default: usb0_pins_default {
|
|
pinctrl-single,pins = <
|
|
AM65X_IOPAD(0x02bc, PIN_OUTPUT, 0) /* (AD9) USB0_DRVVBUS */
|
|
>;
|
|
};
|
|
};
|
|
|
|
&dwc3_0 {
|
|
status = "okay";
|
|
/delete-property/ clocks;
|
|
/delete-property/ power-domains;
|
|
/delete-property/ assigned-clocks;
|
|
/delete-property/ assigned-clock-parents;
|
|
};
|
|
|
|
&usb0_phy {
|
|
status = "okay";
|
|
/delete-property/ clocks;
|
|
};
|
|
|
|
&usb0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&usb0_pins_default>;
|
|
dr_mode = "peripheral";
|
|
};
|
|
|
|
&davinci_mdio {
|
|
phy0: ethernet-phy@0 {
|
|
reg = <0>;
|
|
/* TODO: phy reset: TCA9555RTWR(i2c:0x21)[p04].GPIO_MCU_RGMII_RSTN */
|
|
ti,rx-internal-delay = <DP83867_RGMIIDCTL_2_00_NS>;
|
|
ti,fifo-depth = <DP83867_PHYCR_FIFO_DEPTH_4_B_NIB>;
|
|
};
|
|
};
|
|
|
|
&mcu_cpsw {
|
|
reg = <0x0 0x46000000 0x0 0x200000>,
|
|
<0x0 0x40f00200 0x0 0x2>;
|
|
reg-names = "cpsw_nuss", "mac_efuse";
|
|
/delete-property/ ranges;
|
|
|
|
cpsw-phy-sel@40f04040 {
|
|
compatible = "ti,am654-cpsw-phy-sel";
|
|
reg= <0x0 0x40f04040 0x0 0x4>;
|
|
reg-names = "gmii-sel";
|
|
};
|
|
};
|
|
|
|
&usb1 {
|
|
dr_mode = "peripheral";
|
|
};
|