mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 18:59:44 +00:00
67482f57e6
ARC HS Development Kit board is a new low-cost
development platform sporting ARC HS38 in real silicon
with nice set of features such as:
* Quad-core ARC HS38 with 512 kB L2 cache and running @1GHz
* 4Gb of DDR (we use only lowest 1Gb out of it now)
* Lots of DesigWare peripherals
* Different connectivity modules:
- Synopsys HAPS HT3
- Arduino-compatible connector
- MikroBUS
This initial commit supports the following peripherals:
* UART (DW 8250)
* Ethernet (DW GMAC)
* SD/MMC (DW Mobile Storage)
* USB 1.1 & 2.0
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
74 lines
1.6 KiB
C
74 lines
1.6 KiB
C
/*
|
|
* Copyright (C) 2017 Synopsys, Inc. All rights reserved.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dwmmc.h>
|
|
#include <malloc.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#define CREG_BASE (ARC_PERIPHERAL_BASE + 0x1000)
|
|
#define CREG_PAE (CREG_BASE + 0x180)
|
|
#define CREG_PAE_UPDATE (CREG_BASE + 0x194)
|
|
#define CREG_CPU_START (CREG_BASE + 0x400)
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
/* In current chip PAE support for DMA is broken, disabling it. */
|
|
writel(0, (void __iomem *) CREG_PAE);
|
|
|
|
/* Really apply settings made above */
|
|
writel(1, (void __iomem *) CREG_PAE_UPDATE);
|
|
|
|
return 0;
|
|
}
|
|
|
|
int board_mmc_init(bd_t *bis)
|
|
{
|
|
struct dwmci_host *host = NULL;
|
|
|
|
host = malloc(sizeof(struct dwmci_host));
|
|
if (!host) {
|
|
printf("dwmci_host malloc fail!\n");
|
|
return 1;
|
|
}
|
|
|
|
memset(host, 0, sizeof(struct dwmci_host));
|
|
host->name = "Synopsys Mobile storage";
|
|
host->ioaddr = (void *)ARC_DWMMC_BASE;
|
|
host->buswidth = 4;
|
|
host->dev_index = 0;
|
|
host->bus_hz = 100000000;
|
|
|
|
add_dwmci(host, host->bus_hz / 2, 400000);
|
|
|
|
return 0;
|
|
}
|
|
|
|
#define RESET_VECTOR_ADDR 0x0
|
|
|
|
void smp_set_core_boot_addr(unsigned long addr, int corenr)
|
|
{
|
|
/* All cores have reset vector pointing to 0 */
|
|
writel(addr, (void __iomem *)RESET_VECTOR_ADDR);
|
|
|
|
/* Make sure other cores see written value in memory */
|
|
flush_dcache_all();
|
|
}
|
|
|
|
void smp_kick_all_cpus(void)
|
|
{
|
|
#define BITS_START_CORE1 1
|
|
#define BITS_START_CORE2 2
|
|
#define BITS_START_CORE3 3
|
|
|
|
int cmd = readl((void __iomem *)CREG_CPU_START);
|
|
|
|
cmd |= (1 << BITS_START_CORE1) |
|
|
(1 << BITS_START_CORE2) |
|
|
(1 << BITS_START_CORE3);
|
|
writel(cmd, (void __iomem *)CREG_CPU_START);
|
|
}
|