mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-27 23:21:01 +00:00
e6441c4f40
Currently EMAC_MDIO_PHY_NUM is defined as 1 in emac_defs.h. Because of this, EMAC does not work on EVMs which do not have phy connected at 1. Moving the macro to board config file makes this configurable depending on where the phy is connected on the MDIO bus. This patch fixes the board reset issue observed during network access on DM365EVM. EMAC driver was assuming EMAC_MDIO_PHY_NUM as 1 but it is 0 on DM365EVM. This patch is verified on da830/omap-l137, dm365 and dm644x evms. Signed-off-by: Prakash PM <prakash.pm@ti.com> Signed-off-by: Sandeep Paulraj <s-paulraj@ti.com>
153 lines
6 KiB
C
153 lines
6 KiB
C
/*
|
|
* Copyright (C) 2007 Sergey Kubushyn <ksi@koi8.net>
|
|
*
|
|
* Copyright (C) 2008 Lyrtech <www.lyrtech.com>
|
|
* Copyright (C) 2008 Philip Balister, OpenSDR <philip@opensdr.com>
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/* Board */
|
|
#define SFFSDR
|
|
#define CONFIG_SYS_NAND_LARGEPAGE
|
|
#define CONFIG_SYS_USE_NAND
|
|
#define CONFIG_SYS_USE_DSPLINK /* don't power up the DSP. */
|
|
#define CONFIG_DISPLAY_CPUINFO
|
|
/* SoC Configuration */
|
|
#define CONFIG_ARM926EJS /* arm926ejs CPU core */
|
|
#define CONFIG_SYS_TIMERBASE 0x01c21400 /* use timer 0 */
|
|
#define CONFIG_SYS_HZ_CLOCK 27000000 /* Timer Input clock freq */
|
|
#define CONFIG_SYS_HZ 1000
|
|
#define CONFIG_SOC_DM644X
|
|
/* EEPROM definitions for Atmel 24LC64 EEPROM chip */
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 2
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x50
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 5
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 20
|
|
/* Memory Info */
|
|
#define CONFIG_SYS_MALLOC_LEN (0x10000 + 256*1024) /* malloc() len */
|
|
#define CONFIG_SYS_GBL_DATA_SIZE 128 /* reserved for initial data */
|
|
#define CONFIG_SYS_MEMTEST_START 0x80000000 /* memtest start address */
|
|
#define CONFIG_SYS_MEMTEST_END 0x81000000 /* 16MB RAM test */
|
|
#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
|
|
#define CONFIG_STACKSIZE (256*1024) /* regular stack */
|
|
#define PHYS_SDRAM_1 0x80000000 /* DDR Start */
|
|
#define PHYS_SDRAM_1_SIZE 0x08000000 /* DDR size 128MB */
|
|
#define DDR_4BANKS /* 4-bank DDR2 (128MB) */
|
|
/* Serial Driver info */
|
|
#define CONFIG_SYS_NS16550
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
#define CONFIG_SYS_NS16550_REG_SIZE -4 /* NS16550 register size, byteorder */
|
|
#define CONFIG_SYS_NS16550_COM1 0x01c20000 /* Base address of UART0 */
|
|
#define CONFIG_SYS_NS16550_CLK CONFIG_SYS_HZ_CLOCK /* Input clock to NS16550 */
|
|
#define CONFIG_CONS_INDEX 1 /* use UART0 for console */
|
|
#define CONFIG_BAUDRATE 115200 /* Default baud rate */
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
|
|
/* I2C Configuration */
|
|
#define CONFIG_HARD_I2C
|
|
#define CONFIG_DRIVER_DAVINCI_I2C
|
|
#define CONFIG_SYS_I2C_SPEED 80000 /* 100Kbps won't work, silicon bug */
|
|
#define CONFIG_SYS_I2C_SLAVE 10 /* Bogus, master-only in U-Boot */
|
|
/* Network & Ethernet Configuration */
|
|
#define CONFIG_DRIVER_TI_EMAC
|
|
#define CONFIG_EMAC_MDIO_PHY_NUM 1
|
|
#define CONFIG_MII
|
|
#define CONFIG_BOOTP_DEFAULT
|
|
#define CONFIG_BOOTP_DNS
|
|
#define CONFIG_BOOTP_DNS2
|
|
#define CONFIG_BOOTP_SEND_HOSTNAME
|
|
#define CONFIG_NET_RETRY_COUNT 10
|
|
#define CONFIG_OVERWRITE_ETHADDR_ONCE
|
|
#define CONFIG_NET_MULTI
|
|
/* Flash & Environment */
|
|
#undef CONFIG_ENV_IS_IN_FLASH
|
|
#define CONFIG_SYS_NO_FLASH
|
|
#define CONFIG_NAND_DAVINCI
|
|
#define CONFIG_SYS_NAND_CS 2
|
|
#define CONFIG_ENV_IS_IN_NAND /* U-Boot env in NAND Flash */
|
|
#define CONFIG_ENV_SECT_SIZE 2048 /* Env sector Size */
|
|
#define CONFIG_ENV_SIZE (128 << 10) /* 128 KiB */
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT /* U-Boot is loaded by a bootloader */
|
|
#define CONFIG_SKIP_RELOCATE_UBOOT /* to a proper address, init done */
|
|
#define CONFIG_SYS_NAND_BASE 0x02000000
|
|
#define CONFIG_SYS_NAND_HW_ECC
|
|
#define CONFIG_SYS_MAX_NAND_DEVICE 1 /* Max number of NAND devices */
|
|
#define CONFIG_ENV_OFFSET 0x0 /* Block 0--not used by bootcode */
|
|
/* I2C switch definitions for PCA9543 chip */
|
|
#define CONFIG_SYS_I2C_PCA9543_ADDR 0x70
|
|
#define CONFIG_SYS_I2C_PCA9543_ADDR_LEN 0 /* Single register. */
|
|
#define CONFIG_SYS_I2C_PCA9543_ENABLE_CH0 0x01 /* Enable channel 0. */
|
|
/* U-Boot general configuration */
|
|
#undef CONFIG_USE_IRQ /* No IRQ/FIQ in U-Boot */
|
|
#define CONFIG_MISC_INIT_R
|
|
#define CONFIG_BOOTDELAY 5 /* Autoboot after 5 seconds. */
|
|
#define CONFIG_BOOTFILE "uImage" /* Boot file name */
|
|
#define CONFIG_SYS_PROMPT "U-Boot > " /* Monitor Command Prompt */
|
|
#define CONFIG_SYS_CBSIZE 1024 /* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_PBSIZE \
|
|
(CONFIG_SYS_CBSIZE + sizeof(CONFIG_SYS_PROMPT) + 16) /* Print buffer size */
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
#define CONFIG_SYS_LOAD_ADDR 0x80700000 /* Default Linux kernel
|
|
* load address. */
|
|
#define CONFIG_VERSION_VARIABLE
|
|
#define CONFIG_AUTO_COMPLETE /* Won't work with hush so far,
|
|
* may be later */
|
|
#define CONFIG_SYS_HUSH_PARSER
|
|
#define CONFIG_SYS_PROMPT_HUSH_PS2 "> "
|
|
#define CONFIG_CMDLINE_EDITING
|
|
#define CONFIG_SYS_LONGHELP
|
|
#define CONFIG_CRC32_VERIFY
|
|
#define CONFIG_MX_CYCLIC
|
|
/* Linux Information */
|
|
#define LINUX_BOOT_PARAM_ADDR 0x80000100
|
|
#define CONFIG_CMDLINE_TAG
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_BOOTARGS \
|
|
"mem=56M " \
|
|
"console=ttyS0,115200n8 " \
|
|
"root=/dev/nfs rw noinitrd ip=dhcp " \
|
|
"nfsroot=${serverip}:/nfsroot/sffsdr " \
|
|
"eth0=${ethaddr}"
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"nand read 87A00000 100000 300000;" \
|
|
"bootelf 87A00000"
|
|
/* U-Boot commands */
|
|
#include <config_cmd_default.h>
|
|
#define CONFIG_CMD_ASKENV
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_CMD_DIAG
|
|
#define CONFIG_CMD_I2C
|
|
#define CONFIG_CMD_MII
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_SAVES
|
|
#define CONFIG_CMD_NAND
|
|
#define CONFIG_CMD_EEPROM
|
|
#define CONFIG_CMD_ELF /* Needed to load Integrity kernel. */
|
|
#undef CONFIG_CMD_BDI
|
|
#undef CONFIG_CMD_FPGA
|
|
#undef CONFIG_CMD_SETGETDCR
|
|
#undef CONFIG_CMD_FLASH
|
|
#undef CONFIG_CMD_IMLS
|
|
/* KGDB support (if any) */
|
|
#ifdef CONFIG_CMD_KGDB
|
|
#define CONFIG_KGDB_BAUDRATE 115200 /* speed to run kgdb serial port */
|
|
#define CONFIG_KGDB_SER_INDEX 1 /* which serial port to use */
|
|
#endif
|
|
#endif /* __CONFIG_H */
|