mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-02 17:41:08 +00:00
09f3ca3dd5
We have finished Generic Board conversion for ARM and PowerPC, i.e. all the boards have been converted except OpenRISC, SuperH, SPARC, which have not supported Generic Board framework yet. Select SYS_GENERIC_BOARD in arch/Kconfig and delete all the macro defines in include/configs/*.h. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
111 lines
3.9 KiB
C
111 lines
3.9 KiB
C
/*
|
|
* (C) Copyright 2012
|
|
* Linaro
|
|
* Linus Walleij <linus.walleij@linaro.org>
|
|
* Common ARM Integrator configuration settings
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0x01000000
|
|
#define CONFIG_SYS_MEMTEST_START 0x100000
|
|
#define CONFIG_SYS_MEMTEST_END 0x10000000
|
|
#define CONFIG_SYS_TIMERBASE 0x13000100 /* Timer1 */
|
|
#define CONFIG_SYS_LOAD_ADDR 0x7fc0 /* default load address */
|
|
#define CONFIG_SYS_LONGHELP
|
|
#define CONFIG_SYS_HUSH_PARSER
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size*/
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16)
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size*/
|
|
#define CONFIG_SYS_MALLOC_LEN (CONFIG_ENV_SIZE + 128*1024) /* Size of malloc() pool */
|
|
|
|
/* Serial port PL010/PL011 through the device model */
|
|
#define CONFIG_PL01X_SERIAL
|
|
#define CONFIG_BAUDRATE 38400
|
|
#define CONFIG_CONS_INDEX 0
|
|
|
|
#define CONFIG_CMDLINE_TAG /* enable passing of ATAGs */
|
|
#define CONFIG_SETUP_MEMORY_TAGS
|
|
#define CONFIG_OF_LIBFDT /* enable passing a Device Tree */
|
|
#define CONFIG_MISC_INIT_R /* call misc_init_r during start up */
|
|
|
|
/*
|
|
* There are various dependencies on the core module (CM) fitted
|
|
* Users should refer to their CM user guide
|
|
*/
|
|
#include "armcoremodule.h"
|
|
|
|
/*
|
|
* Initialize and remap the core module, use SPD to detect memory size
|
|
* If CONFIG_SKIP_LOWLEVEL_INIT is not defined &
|
|
* the core module has a CM_INIT register
|
|
* then the U-Boot initialisation code will
|
|
* e.g. ARM Boot Monitor or pre-loader is repeated once
|
|
* (to re-initialise any existing CM_INIT settings to safe values).
|
|
*
|
|
* This is usually not the desired behaviour since the platform
|
|
* will either reboot into the ARM monitor (or pre-loader)
|
|
* or continuously cycle thru it without U-Boot running,
|
|
* depending upon the setting of Integrator/CP switch S2-4.
|
|
*
|
|
* However it may be needed if Integrator/CP switch S2-1
|
|
* is set OFF to boot direct into U-Boot.
|
|
* In that case comment out the line below.
|
|
*/
|
|
#define CONFIG_CM_INIT
|
|
#define CONFIG_CM_REMAP
|
|
#define CONFIG_CM_SPD_DETECT
|
|
|
|
/*
|
|
* The ARM boot monitor initializes the board.
|
|
* However, the default U-Boot code also performs the initialization.
|
|
* If desired, this can be prevented by defining SKIP_LOWLEVEL_INIT
|
|
* - see documentation supplied with board for details of how to choose the
|
|
* image to run at reset/power up
|
|
* e.g. whether the ARM Boot Monitor runs before U-Boot
|
|
*/
|
|
/* #define CONFIG_SKIP_LOWLEVEL_INIT */
|
|
|
|
/*
|
|
* The ARM boot monitor does not relocate U-Boot.
|
|
* However, the default U-Boot code performs the relocation check,
|
|
* and may relocate the code if the memory map is changed.
|
|
* If necessary this can be prevented by defining SKIP_RELOCATE_UBOOT
|
|
*/
|
|
/* #define SKIP_CONFIG_RELOCATE_UBOOT */
|
|
|
|
|
|
/*
|
|
* Physical Memory Map
|
|
*/
|
|
#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
|
|
#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
|
|
#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
|
|
#define CONFIG_SYS_SDRAM_BASE PHYS_SDRAM_1
|
|
#define CONFIG_SYS_INIT_RAM_SIZE PHYS_SDRAM_1_SIZE
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_SDRAM_BASE + \
|
|
CONFIG_SYS_INIT_RAM_SIZE - \
|
|
GENERATED_GBL_DATA_SIZE)
|
|
#define CONFIG_SYS_INIT_SP_ADDR CONFIG_SYS_GBL_DATA_OFFSET
|
|
|
|
/*
|
|
* FLASH and environment organization
|
|
* Top varies according to amount fitted
|
|
* Reserve top 4 blocks of flash
|
|
* - ARM Boot Monitor
|
|
* - Unused
|
|
* - SIB block
|
|
* - U-Boot environment
|
|
*/
|
|
#define CONFIG_CMD_ARMFLASH
|
|
#define CONFIG_SYS_FLASH_CFI 1
|
|
#define CONFIG_FLASH_CFI_DRIVER 1
|
|
#define CONFIG_SYS_FLASH_BASE 0x24000000
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1
|
|
|
|
/* Timeout values in ticks */
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT (2 * CONFIG_SYS_HZ) /* Erase Timeout */
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT (2 * CONFIG_SYS_HZ) /* Write Timeout */
|
|
#define CONFIG_SYS_FLASH_PROTECTION /* The devices have real protection */
|
|
#define CONFIG_SYS_FLASH_EMPTY_INFO /* flinfo indicates empty blocks */
|