mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 07:34:31 +00:00
26750c8aee
We provide a default table of { 9600, 19200, 38400, 57600, 115200 }
in <config_fallbacks.h> which mkconfig places after <configs/...h> in
the generated config file. This is used when a board has not set its
own table.
Signed-off-by: Tom Rini <trini@ti.com>
458 lines
14 KiB
C
458 lines
14 KiB
C
/*
|
|
* (C) Copyright 2001, 2002
|
|
* Sangmoon Kim, Etin Systems, dogoil@etinsys.com.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
/* ------------------------------------------------------------------------- */
|
|
|
|
/*
|
|
* board/config.h - configuration options, board specific
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
#define CONFIG_SYS_TEXT_BASE 0xFFF00000
|
|
|
|
/* Environments */
|
|
|
|
/* bootargs */
|
|
#define CONFIG_BOOTARGS \
|
|
"console=ttyS0,9600 init=/linuxrc " \
|
|
"root=/dev/nfs rw nfsroot=192.168.0.1:" \
|
|
"/tftpboot/target " \
|
|
"ip=192.168.0.2:192.168.0.1:192.168.0.1:" \
|
|
"255.255.255.0:debris:eth0:none " \
|
|
"mtdparts=phys:12m(root),-(kernel)"
|
|
|
|
/* bootcmd */
|
|
#define CONFIG_BOOTCOMMAND \
|
|
"tftp 800000 pImage; " \
|
|
"setenv bootargs console=ttyS0,9600 init=/linuxrc " \
|
|
"root=/dev/nfs rw nfsroot=${serverip}:${rootpath} " \
|
|
"ip=${ipaddr}:${serverip}:${gatewayip}:" \
|
|
"${netmask}:${hostname}:eth0:none " \
|
|
"mtdparts=phys:12m(root),-(kernel); " \
|
|
"bootm 800000"
|
|
|
|
/* bootdelay */
|
|
#define CONFIG_BOOTDELAY 5 /* autoboot 5s */
|
|
|
|
/* baudrate */
|
|
#define CONFIG_BAUDRATE 9600 /* console baudrate = 9600bps */
|
|
|
|
/* loads_echo */
|
|
#define CONFIG_LOADS_ECHO 0 /* echo off for serial download */
|
|
|
|
/* ethaddr */
|
|
#undef CONFIG_ETHADDR
|
|
|
|
/* eth2addr */
|
|
#undef CONFIG_ETH2ADDR
|
|
|
|
/* eth3addr */
|
|
#undef CONFIG_ETH3ADDR
|
|
|
|
/* ipaddr */
|
|
#define CONFIG_IPADDR 192.168.0.2
|
|
|
|
/* serverip */
|
|
#define CONFIG_SERVERIP 192.168.0.1
|
|
|
|
/* autoload */
|
|
#undef CONFIG_SYS_AUTOLOAD
|
|
|
|
/* rootpath */
|
|
#define CONFIG_ROOTPATH "/tftpboot/target"
|
|
|
|
/* gatewayip */
|
|
#define CONFIG_GATEWAYIP 192.168.0.1
|
|
|
|
/* netmask */
|
|
#define CONFIG_NETMASK 255.255.255.0
|
|
|
|
/* hostname */
|
|
#define CONFIG_HOSTNAME debris
|
|
|
|
/* bootfile */
|
|
#define CONFIG_BOOTFILE "pImage"
|
|
|
|
/* loadaddr */
|
|
#define CONFIG_LOADADDR 800000
|
|
|
|
/* preboot */
|
|
#undef CONFIG_PREBOOT
|
|
|
|
/* clocks_in_mhz */
|
|
#undef CONFIG_CLOCKS_IN_MHZ
|
|
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
* (easy to change)
|
|
*/
|
|
|
|
#define CONFIG_MPC824X 1
|
|
#define CONFIG_MPC8245 1
|
|
#define CONFIG_DEBRIS 1
|
|
|
|
#if 0
|
|
#define USE_DINK32 1
|
|
#else
|
|
#undef USE_DINK32
|
|
#endif
|
|
|
|
#define CONFIG_CONS_INDEX 1
|
|
#define CONFIG_BAUDRATE 9600
|
|
#define CONFIG_DRAM_SPEED 100 /* MHz */
|
|
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#include <config_cmd_default.h>
|
|
|
|
#define CONFIG_CMD_ASKENV
|
|
#define CONFIG_CMD_CACHE
|
|
#define CONFIG_CMD_DATE
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_CMD_DIAG
|
|
#define CONFIG_CMD_EEPROM
|
|
#define CONFIG_CMD_ELF
|
|
#define CONFIG_CMD_I2C
|
|
#define CONFIG_CMD_JFFS2
|
|
#define CONFIG_CMD_KGDB
|
|
#define CONFIG_CMD_PCI
|
|
#define CONFIG_CMD_PING
|
|
#define CONFIG_CMD_SAVES
|
|
#define CONFIG_CMD_SDRAM
|
|
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CONFIG_SYS_LONGHELP 1 /* undef to save memory */
|
|
#define CONFIG_SYS_PROMPT "=> " /* Monitor Command Prompt */
|
|
#define CONFIG_SYS_CBSIZE 256 /* Console I/O Buffer Size */
|
|
#define CONFIG_SYS_PBSIZE (CONFIG_SYS_CBSIZE+sizeof(CONFIG_SYS_PROMPT)+16) /* Print Buffer Size */
|
|
#define CONFIG_SYS_MAXARGS 16 /* max number of command args */
|
|
#define CONFIG_SYS_BARGSIZE CONFIG_SYS_CBSIZE /* Boot Argument Buffer Size */
|
|
#define CONFIG_SYS_LOAD_ADDR 0x00100000 /* default load address */
|
|
#define CONFIG_SYS_HZ 1000 /* decrementer freq: 1 ms ticks */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* PCI stuff
|
|
*-----------------------------------------------------------------------
|
|
*/
|
|
#define CONFIG_PCI /* include pci support */
|
|
#define CONFIG_PCI_PNP
|
|
|
|
#define CONFIG_EEPRO100
|
|
#define CONFIG_SYS_RX_ETH_BUFFER 8 /* use 8 rx buffer on eepro100 */
|
|
#define CONFIG_EEPRO100_SROM_WRITE
|
|
|
|
#define PCI_ENET0_IOADDR 0x80000000
|
|
#define PCI_ENET0_MEMADDR 0x80000000
|
|
#define PCI_ENET1_IOADDR 0x81000000
|
|
#define PCI_ENET1_MEMADDR 0x81000000
|
|
/*-----------------------------------------------------------------------
|
|
* Start addresses for the final memory configuration
|
|
* (Set up by the startup code)
|
|
* Please note that CONFIG_SYS_SDRAM_BASE _must_ start at 0
|
|
*/
|
|
#define CONFIG_SYS_SDRAM_BASE 0x00000000
|
|
#define CONFIG_SYS_MAX_RAM_SIZE 0x20000000
|
|
#define CONFIG_VERY_BIG_RAM
|
|
|
|
#define CONFIG_SYS_RESET_ADDRESS 0xFFF00100
|
|
|
|
#if defined (USE_DINK32)
|
|
#define CONFIG_SYS_MONITOR_LEN 0x00040000
|
|
#define CONFIG_SYS_MONITOR_BASE 0x00090000
|
|
#define CONFIG_SYS_RAMBOOT 1
|
|
#define CONFIG_SYS_INIT_RAM_ADDR (CONFIG_SYS_MONITOR_BASE + CONFIG_SYS_MONITOR_LEN)
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x10000
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
#define CONFIG_SYS_INIT_SP_OFFSET CONFIG_SYS_GBL_DATA_OFFSET
|
|
#else
|
|
#undef CONFIG_SYS_RAMBOOT
|
|
#define CONFIG_SYS_MONITOR_LEN 0x00040000
|
|
#define CONFIG_SYS_MONITOR_BASE CONFIG_SYS_TEXT_BASE
|
|
|
|
|
|
#define CONFIG_SYS_INIT_RAM_ADDR 0x40000000
|
|
#define CONFIG_SYS_INIT_RAM_SIZE 0x1000
|
|
#define CONFIG_SYS_GBL_DATA_OFFSET (CONFIG_SYS_INIT_RAM_SIZE - GENERATED_GBL_DATA_SIZE)
|
|
|
|
#endif
|
|
|
|
#define CONFIG_SYS_FLASH_BASE 0x7C000000
|
|
#define CONFIG_SYS_FLASH_SIZE (16*1024*1024) /* debris has tiny eeprom */
|
|
|
|
#define CONFIG_SYS_MALLOC_LEN (512 << 10) /* Reserve 512 kB for malloc() */
|
|
|
|
#define CONFIG_SYS_MEMTEST_START 0x00000000 /* memtest works on */
|
|
#define CONFIG_SYS_MEMTEST_END 0x04000000 /* 0 ... 32 MB in DRAM */
|
|
|
|
#define CONFIG_SYS_EUMB_ADDR 0xFC000000
|
|
|
|
#define CONFIG_SYS_FLASH_RANGE_BASE 0xFF000000 /* flash memory address range */
|
|
#define CONFIG_SYS_FLASH_RANGE_SIZE 0x01000000
|
|
#define FLASH_BASE0_PRELIM 0x7C000000 /* debris flash */
|
|
|
|
/*
|
|
* JFFS2 partitions
|
|
*
|
|
*/
|
|
/* No command line, one static partition, whole device */
|
|
#undef CONFIG_CMD_MTDPARTS
|
|
#define CONFIG_JFFS2_DEV "nor0"
|
|
#define CONFIG_JFFS2_PART_SIZE 0xFFFFFFFF
|
|
#define CONFIG_JFFS2_PART_OFFSET 0x00000000
|
|
|
|
/* mtdparts command line support */
|
|
|
|
/* Use first bank for JFFS2, second bank contains U-Boot.
|
|
*
|
|
* Note: fake mtd_id's used, no linux mtd map file.
|
|
*/
|
|
/*
|
|
#define CONFIG_CMD_MTDPARTS
|
|
#define MTDIDS_DEFAULT "nor0=debris-0"
|
|
#define MTDPARTS_DEFAULT "mtdparts=debris-0:-(jffs2)"
|
|
*/
|
|
|
|
#define CONFIG_ENV_IS_IN_NVRAM 1
|
|
#define CONFIG_ENV_OVERWRITE 1
|
|
#define CONFIG_SYS_NVRAM_ACCESS_ROUTINE 1
|
|
#define CONFIG_ENV_ADDR 0xFF000000 /* right at the start of NVRAM */
|
|
#define CONFIG_ENV_SIZE 0x400 /* Size of the Environment - 8K */
|
|
#define CONFIG_ENV_OFFSET 0 /* starting right at the beginning */
|
|
|
|
#define CONFIG_SYS_NVRAM_BASE_ADDR 0xff000000
|
|
|
|
/*
|
|
* CONFIG_SYS_NVRAM_BASE_ADDR + CONFIG_SYS_NVRAM_VXWORKS_OFFS =
|
|
* NV_RAM_ADDRS + NV_BOOT_OFFSET + NV_ENET_OFFSET
|
|
*/
|
|
#define CONFIG_SYS_NVRAM_VXWORKS_OFFS 0x6900
|
|
|
|
/*
|
|
* select i2c support configuration
|
|
*
|
|
* Supported configurations are {none, software, hardware} drivers.
|
|
* If the software driver is chosen, there are some additional
|
|
* configuration items that the driver uses to drive the port pins.
|
|
*/
|
|
#define CONFIG_HARD_I2C 1 /* To enable I2C support */
|
|
#undef CONFIG_SOFT_I2C /* I2C bit-banged */
|
|
#define CONFIG_SYS_I2C_SPEED 400000 /* I2C speed and slave address */
|
|
#define CONFIG_SYS_I2C_SLAVE 0x7F
|
|
|
|
#ifdef CONFIG_SOFT_I2C
|
|
#error "Soft I2C is not configured properly. Please review!"
|
|
#define I2C_PORT 3 /* Port A=0, B=1, C=2, D=3 */
|
|
#define I2C_ACTIVE (iop->pdir |= 0x00010000)
|
|
#define I2C_TRISTATE (iop->pdir &= ~0x00010000)
|
|
#define I2C_READ ((iop->pdat & 0x00010000) != 0)
|
|
#define I2C_SDA(bit) if(bit) iop->pdat |= 0x00010000; \
|
|
else iop->pdat &= ~0x00010000
|
|
#define I2C_SCL(bit) if(bit) iop->pdat |= 0x00020000; \
|
|
else iop->pdat &= ~0x00020000
|
|
#define I2C_DELAY udelay(5) /* 1/4 I2C clock duration */
|
|
#endif /* CONFIG_SOFT_I2C */
|
|
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR 0x57 /* EEPROM IS24C02 */
|
|
#define CONFIG_SYS_I2C_EEPROM_ADDR_LEN 1 /* Bytes of address */
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_BITS 3
|
|
#define CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS 10 /* and takes up to 10 msec */
|
|
|
|
#define CONFIG_SYS_FLASH_BANKS { FLASH_BASE0_PRELIM }
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Definitions for initial stack pointer and data area (in DPRAM)
|
|
*/
|
|
|
|
/*
|
|
* NS16550 Configuration
|
|
*/
|
|
#define CONFIG_SYS_NS16550
|
|
#define CONFIG_SYS_NS16550_SERIAL
|
|
|
|
#define CONFIG_SYS_NS16550_REG_SIZE 1
|
|
|
|
#define CONFIG_SYS_NS16550_CLK 7372800
|
|
|
|
#define CONFIG_SYS_NS16550_COM1 0xFF080000
|
|
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_NS16550_COM1 + 8)
|
|
#define CONFIG_SYS_NS16550_COM3 (CONFIG_SYS_NS16550_COM1 + 16)
|
|
#define CONFIG_SYS_NS16550_COM4 (CONFIG_SYS_NS16550_COM1 + 24)
|
|
|
|
/*
|
|
* Low Level Configuration Settings
|
|
* (address mappings, register initial values, etc.)
|
|
* You should know what you are doing if you make changes here.
|
|
*/
|
|
|
|
#define CONFIG_SYS_CLK_FREQ 33333333 /* external frequency to pll */
|
|
#define CONFIG_PLL_PCI_TO_MEM_MULTIPLIER 3
|
|
|
|
#define CONFIG_SYS_DLL_EXTEND 0x00
|
|
#define CONFIG_SYS_PCI_HOLD_DEL 0x20
|
|
|
|
#define CONFIG_SYS_ROMNAL 15 /* rom/flash next access time */
|
|
#define CONFIG_SYS_ROMFAL 31 /* rom/flash access time */
|
|
|
|
#define CONFIG_SYS_REFINT 430 /* # of clocks between CBR refresh cycles */
|
|
|
|
#define CONFIG_SYS_DBUS_SIZE2 1 /* set for 8-bit RCS1, clear for 32,64 */
|
|
|
|
/* the following are for SDRAM only*/
|
|
#define CONFIG_SYS_BSTOPRE 121 /* Burst To Precharge, sets open page interval */
|
|
#define CONFIG_SYS_REFREC 8 /* Refresh to activate interval */
|
|
#define CONFIG_SYS_RDLAT 4 /* data latency from read command */
|
|
#define CONFIG_SYS_PRETOACT 3 /* Precharge to activate interval */
|
|
#define CONFIG_SYS_ACTTOPRE 5 /* Activate to Precharge interval */
|
|
#define CONFIG_SYS_ACTORW 3 /* Activate to R/W */
|
|
#define CONFIG_SYS_SDMODE_CAS_LAT 3 /* SDMODE CAS latency */
|
|
#define CONFIG_SYS_SDMODE_WRAP 0 /* SDMODE wrap type */
|
|
#if 0
|
|
#define CONFIG_SYS_SDMODE_BURSTLEN 2 /* OBSOLETE! SDMODE Burst length 2=4, 3=8 */
|
|
#endif
|
|
|
|
#define CONFIG_SYS_REGISTERD_TYPE_BUFFER 1
|
|
#define CONFIG_SYS_EXTROM 1
|
|
#define CONFIG_SYS_REGDIMM 0
|
|
|
|
|
|
/* memory bank settings*/
|
|
/*
|
|
* only bits 20-29 are actually used from these vales to set the
|
|
* start/end address the upper two bits will be 0, and the lower 20
|
|
* bits will be set to 0x00000 for a start address, or 0xfffff for an
|
|
* end address
|
|
*/
|
|
#define CONFIG_SYS_BANK0_START 0x00000000
|
|
#define CONFIG_SYS_BANK0_END (0x4000000 - 1)
|
|
#define CONFIG_SYS_BANK0_ENABLE 1
|
|
#define CONFIG_SYS_BANK1_START 0x04000000
|
|
#define CONFIG_SYS_BANK1_END (0x8000000 - 1)
|
|
#define CONFIG_SYS_BANK1_ENABLE 1
|
|
#define CONFIG_SYS_BANK2_START 0x3ff00000
|
|
#define CONFIG_SYS_BANK2_END 0x3fffffff
|
|
#define CONFIG_SYS_BANK2_ENABLE 0
|
|
#define CONFIG_SYS_BANK3_START 0x3ff00000
|
|
#define CONFIG_SYS_BANK3_END 0x3fffffff
|
|
#define CONFIG_SYS_BANK3_ENABLE 0
|
|
#define CONFIG_SYS_BANK4_START 0x00000000
|
|
#define CONFIG_SYS_BANK4_END 0x00000000
|
|
#define CONFIG_SYS_BANK4_ENABLE 0
|
|
#define CONFIG_SYS_BANK5_START 0x00000000
|
|
#define CONFIG_SYS_BANK5_END 0x00000000
|
|
#define CONFIG_SYS_BANK5_ENABLE 0
|
|
#define CONFIG_SYS_BANK6_START 0x00000000
|
|
#define CONFIG_SYS_BANK6_END 0x00000000
|
|
#define CONFIG_SYS_BANK6_ENABLE 0
|
|
#define CONFIG_SYS_BANK7_START 0x00000000
|
|
#define CONFIG_SYS_BANK7_END 0x00000000
|
|
#define CONFIG_SYS_BANK7_ENABLE 0
|
|
/*
|
|
* Memory bank enable bitmask, specifying which of the banks defined above
|
|
are actually present. MSB is for bank #7, LSB is for bank #0.
|
|
*/
|
|
#define CONFIG_SYS_BANK_ENABLE 0x01
|
|
|
|
#define CONFIG_SYS_ODCR 0x75 /* configures line driver impedances, */
|
|
/* see 8240 book for bit definitions */
|
|
#define CONFIG_SYS_PGMAX 0x32 /* how long the 8240 retains the */
|
|
/* currently accessed page in memory */
|
|
/* see 8240 book for details */
|
|
|
|
/* SDRAM 0 - 256MB */
|
|
#define CONFIG_SYS_IBAT0L (CONFIG_SYS_SDRAM_BASE | BATL_PP_10 | BATL_MEMCOHERENCE)
|
|
#define CONFIG_SYS_IBAT0U (CONFIG_SYS_SDRAM_BASE | BATU_BL_256M | BATU_VS | BATU_VP)
|
|
|
|
/* stack in DCACHE @ 1GB (no backing mem) */
|
|
#if defined(USE_DINK32)
|
|
#define CONFIG_SYS_IBAT1L (0x40000000 | BATL_PP_00 )
|
|
#define CONFIG_SYS_IBAT1U (0x40000000 | BATU_BL_128K )
|
|
#else
|
|
#define CONFIG_SYS_IBAT1L (CONFIG_SYS_INIT_RAM_ADDR | BATL_PP_10 | BATL_MEMCOHERENCE)
|
|
#define CONFIG_SYS_IBAT1U (CONFIG_SYS_INIT_RAM_ADDR | BATU_BL_128K | BATU_VS | BATU_VP)
|
|
#endif
|
|
|
|
/* PCI memory */
|
|
#define CONFIG_SYS_IBAT2L (0x80000000 | BATL_PP_10 | BATL_CACHEINHIBIT)
|
|
#define CONFIG_SYS_IBAT2U (0x80000000 | BATU_BL_256M | BATU_VS | BATU_VP)
|
|
|
|
/* Flash, config addrs, etc */
|
|
#define CONFIG_SYS_IBAT3L (0xF0000000 | BATL_PP_10 | BATL_CACHEINHIBIT)
|
|
#define CONFIG_SYS_IBAT3U (0xF0000000 | BATU_BL_256M | BATU_VS | BATU_VP)
|
|
|
|
#define CONFIG_SYS_DBAT0L CONFIG_SYS_IBAT0L
|
|
#define CONFIG_SYS_DBAT0U CONFIG_SYS_IBAT0U
|
|
#define CONFIG_SYS_DBAT1L CONFIG_SYS_IBAT1L
|
|
#define CONFIG_SYS_DBAT1U CONFIG_SYS_IBAT1U
|
|
#define CONFIG_SYS_DBAT2L CONFIG_SYS_IBAT2L
|
|
#define CONFIG_SYS_DBAT2U CONFIG_SYS_IBAT2U
|
|
#define CONFIG_SYS_DBAT3L CONFIG_SYS_IBAT3L
|
|
#define CONFIG_SYS_DBAT3U CONFIG_SYS_IBAT3U
|
|
|
|
/*
|
|
* For booting Linux, the board info and command line data
|
|
* have to be in the first 8 MB of memory, since this is
|
|
* the maximum mapped by the Linux kernel during initialization.
|
|
*/
|
|
#define CONFIG_SYS_BOOTMAPSZ (8 << 20) /* Initial Memory map for Linux */
|
|
/*-----------------------------------------------------------------------
|
|
* FLASH organization
|
|
*/
|
|
#define CONFIG_SYS_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
|
#define CONFIG_SYS_MAX_FLASH_SECT 256 /* max number of sectors on one chip */
|
|
|
|
#define CONFIG_SYS_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
|
#define CONFIG_SYS_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Cache Configuration
|
|
*/
|
|
#define CONFIG_SYS_CACHELINE_SIZE 32 /* For MPC8240 CPU */
|
|
#if defined(CONFIG_CMD_KGDB)
|
|
# define CONFIG_SYS_CACHELINE_SHIFT 5 /* log base 2 of the above value */
|
|
#endif
|
|
|
|
/* values according to the manual */
|
|
|
|
#define CONFIG_DRAM_50MHZ 1
|
|
#define CONFIG_SDRAM_50MHZ
|
|
|
|
#define CONFIG_DISK_SPINUP_TIME 1000000
|
|
|
|
#endif /* __CONFIG_H */
|