mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
839d66cdb5
Add a file containing defaults for these, using the existing CONFIG options. This file must be included with #include since it needs to be passed through the C preprocessor. Enable the driver for all x86 boards that generate SMBIOS tables. Disable it for coral since it has its own driver. Signed-off-by: Simon Glass <sjg@chromium.org> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> [bmeng: reword the commit message a little bit] Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
168 lines
2.9 KiB
Text
168 lines
2.9 KiB
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (c) 2017 Intel Corporation
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include <dt-bindings/gpio/x86-gpio.h>
|
|
#include <dt-bindings/interrupt-router/intel-irq.h>
|
|
|
|
/include/ "skeleton.dtsi"
|
|
/include/ "rtc.dtsi"
|
|
/include/ "tsc_timer.dtsi"
|
|
|
|
#include "smbios.dtsi"
|
|
|
|
/ {
|
|
model = "Intel Edison";
|
|
compatible = "intel,edison";
|
|
|
|
aliases {
|
|
serial0 = &serial0;
|
|
serial1 = &serial1;
|
|
serial2 = &serial2;
|
|
};
|
|
|
|
binman: binman {
|
|
multiple-images;
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = &serial2;
|
|
};
|
|
|
|
cpus {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
cpu@0 {
|
|
device_type = "cpu";
|
|
compatible = "cpu-x86";
|
|
reg = <0>;
|
|
intel,apic-id = <0>;
|
|
};
|
|
|
|
cpu@1 {
|
|
device_type = "cpu";
|
|
compatible = "cpu-x86";
|
|
reg = <1>;
|
|
intel,apic-id = <2>;
|
|
};
|
|
};
|
|
|
|
pci {
|
|
compatible = "pci-x86";
|
|
#address-cells = <3>;
|
|
#size-cells = <2>;
|
|
u-boot,dm-pre-reloc;
|
|
ranges = <0x02000000 0x0 0x80000000 0x80000000 0 0x40000000
|
|
0x42000000 0x0 0xc0000000 0xc0000000 0 0x20000000
|
|
0x01000000 0x0 0x2000 0x2000 0 0xe000>;
|
|
};
|
|
|
|
serial0: serial@ff010080 {
|
|
compatible = "intel,mid-uart";
|
|
reg = <0xff010080 0x100>;
|
|
reg-shift = <0>;
|
|
clock-frequency = <29491200>;
|
|
current-speed = <115200>;
|
|
};
|
|
|
|
serial1: serial@ff010100 {
|
|
compatible = "intel,mid-uart";
|
|
reg = <0xff010100 0x100>;
|
|
reg-shift = <0>;
|
|
clock-frequency = <29491200>;
|
|
current-speed = <115200>;
|
|
};
|
|
|
|
serial2: serial@ff010180 {
|
|
compatible = "intel,mid-uart";
|
|
reg = <0xff010180 0x100>;
|
|
reg-shift = <0>;
|
|
clock-frequency = <29491200>;
|
|
current-speed = <115200>;
|
|
};
|
|
|
|
emmc: mmc@ff3fc000 {
|
|
compatible = "intel,sdhci-tangier";
|
|
reg = <0xff3fc000 0x1000>;
|
|
};
|
|
|
|
sdcard: mmc@ff3fa000 {
|
|
compatible = "intel,sdhci-tangier";
|
|
reg = <0xff3fa000 0x1000>;
|
|
};
|
|
|
|
pmu: power@ff00b000 {
|
|
compatible = "intel,pmu-mid";
|
|
reg = <0xff00b000 0x1000>;
|
|
};
|
|
|
|
scu: ipc@ff009000 {
|
|
compatible = "intel,scu-ipc";
|
|
reg = <0xff009000 0x1000>;
|
|
};
|
|
|
|
watchdog: wdt@0 {
|
|
compatible = "intel,tangier-wdt";
|
|
};
|
|
|
|
reset {
|
|
compatible = "intel,reset-tangier";
|
|
u-boot,dm-pre-reloc;
|
|
};
|
|
|
|
pinctrl {
|
|
compatible = "intel,pinctrl-tangier";
|
|
reg = <0xff0c0000 0x8000>;
|
|
|
|
/*
|
|
* Initial configuration came from the firmware.
|
|
* Which quite likely has been used in the phones, where I2C #8,
|
|
* that is not part of Atom peripheral, is in use.
|
|
* Thus we need to override the leftover.
|
|
*/
|
|
i2c6_scl@0 {
|
|
pad-offset = <111>;
|
|
mode-func = <1>;
|
|
protected;
|
|
};
|
|
i2c6_sda@0 {
|
|
pad-offset = <112>;
|
|
mode-func = <1>;
|
|
protected;
|
|
};
|
|
};
|
|
};
|
|
|
|
&binman {
|
|
u-boot-edison {
|
|
filename = "u-boot-edison.img";
|
|
|
|
/* This is the OSIP */
|
|
blob {
|
|
filename = "edison-osip.dat";
|
|
};
|
|
|
|
u-boot {
|
|
offset = <0x200>;
|
|
};
|
|
|
|
u-boot-env {
|
|
offset = <0x200200>;
|
|
filename = "edison-environment.txt";
|
|
size = <0x10000>;
|
|
fill-byte = [ff];
|
|
};
|
|
|
|
u-boot-env2 {
|
|
type = "u-boot-env";
|
|
offset = <0x500200>;
|
|
filename = "edison-environment.txt";
|
|
size = <0x10000>;
|
|
fill-byte = [ff];
|
|
};
|
|
};
|
|
};
|