mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-25 06:00:43 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
142 lines
3.5 KiB
C
142 lines
3.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2012-2013
|
|
* Texas Instruments, <www.ti.com>
|
|
*/
|
|
#ifndef PALMAS_H
|
|
#define PALMAS_H
|
|
|
|
#include <common.h>
|
|
#include <i2c.h>
|
|
|
|
/* I2C chip addresses, TW6035/37 */
|
|
#define TWL603X_CHIP_P1 0x48 /* Page 1 */
|
|
#define TWL603X_CHIP_P2 0x49 /* Page 2 */
|
|
#define TWL603X_CHIP_P3 0x4a /* Page 3 */
|
|
|
|
/* TPS659038/39 */
|
|
#define TPS65903X_CHIP_P1 0x58 /* Page 1 */
|
|
|
|
/* Page 1 registers (0x1XY translates to page 1, reg addr 0xXY): */
|
|
|
|
/* LDO1 control/voltage */
|
|
#define LDO1_CTRL 0x50
|
|
#define LDO1_VOLTAGE 0x51
|
|
|
|
/* LDO1 control/voltage for LP873x */
|
|
#define LP873X_LDO1_ADDR 0x60
|
|
#define LP873X_LDO1_CTRL 0x9
|
|
#define LP873X_LDO1_VOLTAGE 0xa
|
|
#define LP873X_LDO_VOLT_3V0 0x19
|
|
#define LP873X_LDO_VOLT_1V8 0xa
|
|
#define LP873X_LDO_CTRL_EN (0x1 << 0)
|
|
#define LP873X_LDO_CTRL_EN_PINCTRL (0x1 << 1)
|
|
#define LP873X_LDO_CTRL_RDIS_EN (0x1 << 2)
|
|
|
|
/* LDO2 control/voltage */
|
|
#define LDO2_CTRL 0x52
|
|
#define LDO2_VOLTAGE 0x53
|
|
|
|
/* LDO2 control/voltage */
|
|
#define LDO4_CTRL 0x5e
|
|
#define LDO4_VOLTAGE 0x5f
|
|
|
|
/* LDO9 control/voltage */
|
|
#define LDO9_CTRL 0x60
|
|
#define LDO9_VOLTAGE 0x61
|
|
|
|
/* LDOUSB control/voltage */
|
|
#define LDOUSB_CTRL 0x64
|
|
#define LDOUSB_VOLTAGE 0x65
|
|
#define LDO_CTRL 0x6a
|
|
|
|
/* Control of 32 kHz audio clock */
|
|
#define CLK32KGAUDIO_CTRL 0xd5
|
|
|
|
/* SYSEN2_CTRL for VCC_3v3_AUX supply on the sEVM */
|
|
#define SYSEN2_CTRL 0xd9
|
|
|
|
/*
|
|
* Bit field definitions for LDOx_CTRL, SYSENx_CTRL
|
|
* and some other xxx_CTRL resources:
|
|
*/
|
|
#define LDO9_BYP_EN (1 << 6) /* LDO9 only! */
|
|
#define RSC_STAT_ON (1 << 4) /* RO status bit! */
|
|
#define RSC_MODE_SLEEP (1 << 2)
|
|
#define RSC_MODE_ACTIVE (1 << 0)
|
|
|
|
/* Some LDO voltage values */
|
|
#define LDO_VOLT_OFF 0
|
|
#define LDO_VOLT_1V8 0x13
|
|
#define LDO_VOLT_3V0 0x2b
|
|
#define LDO_VOLT_3V3 0x31
|
|
/* Request bypass, LDO9 only */
|
|
#define LDO9_BYPASS 0x3f
|
|
|
|
/* SMPS7_CTRL */
|
|
#define SMPS7_CTRL 0x30
|
|
|
|
/* SMPS9_CTRL */
|
|
#define SMPS9_CTRL 0x38
|
|
#define SMPS9_VOLTAGE 0x3b
|
|
|
|
/* SMPS10_CTRL */
|
|
#define SMPS10_CTRL 0x3c
|
|
#define SMPS10_MODE_ACTIVE_D 0x0d
|
|
|
|
/* Bit field definitions for SMPSx_CTRL */
|
|
#define SMPS_MODE_ACT_AUTO 1
|
|
#define SMPS_MODE_ACT_ECO 2
|
|
#define SMPS_MODE_ACT_FPWM 3
|
|
#define SMPS_MODE_SLP_AUTO (1 << 2)
|
|
#define SMPS_MODE_SLP_ECO (2 << 2)
|
|
#define SMPS_MODE_SLP_FPWM (3 << 2)
|
|
|
|
/*
|
|
* Some popular SMPS voltages, all with RANGE=1; note
|
|
* that RANGE cannot be changed on the fly
|
|
*/
|
|
#define SMPS_VOLT_OFF 0
|
|
#define SMPS_VOLT_1V2 0x90
|
|
#define SMPS_VOLT_1V8 0xae
|
|
#define SMPS_VOLT_2V1 0xbd
|
|
#define SMPS_VOLT_3V0 0xea
|
|
#define SMPS_VOLT_3V3 0xf9
|
|
|
|
/* Backup Battery & VRTC Control */
|
|
#define BB_VRTC_CTRL 0xa8
|
|
/* Bit definitions for BB_VRTC_CTRL */
|
|
#define VRTC_EN_SLP (1 << 6)
|
|
#define VRTC_EN_OFF (1 << 5)
|
|
#define VRTC_PWEN (1 << 4)
|
|
#define BB_LOW_ICHRG (1 << 3)
|
|
#define BB_HIGH_ICHRG (0 << 3)
|
|
#define BB_VSEL_3V0 (0 << 1)
|
|
#define BB_VSEL_2V5 (1 << 1)
|
|
#define BB_VSEL_3V15 (2 << 1)
|
|
#define BB_VSEL_VBAT (3 << 1)
|
|
#define BB_CHRG_EN (1 << 0)
|
|
|
|
/*
|
|
* Functions to read and write from TPS659038/TWL6035/TWL6037
|
|
* or other Palmas family of TI PMICs
|
|
*/
|
|
static inline int palmas_i2c_write_u8(u8 chip_no, u8 reg, u8 val)
|
|
{
|
|
return i2c_write(chip_no, reg, 1, &val, 1);
|
|
}
|
|
|
|
static inline int palmas_i2c_read_u8(u8 chip_no, u8 reg, u8 *val)
|
|
{
|
|
return i2c_read(chip_no, reg, 1, val, 1);
|
|
}
|
|
|
|
void palmas_init_settings(void);
|
|
int palmas_mmc1_poweron_ldo(uint ldo_volt, uint ldo_ctrl, uint voltage);
|
|
int lp873x_mmc1_poweron_ldo(uint voltage);
|
|
int twl603x_mmc1_set_ldo9(u8 vsel);
|
|
int twl603x_audio_power(u8 on);
|
|
int twl603x_enable_bb_charge(u8 bb_fields);
|
|
int palmas_enable_ss_ldo(void);
|
|
|
|
#endif /* PALMAS_H */
|