mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 10:18:38 +00:00
7b14cc991b
Update the ddrc Qos setting for B1 to align with B0's setting. Correct the initial clock for dram_pll. This setting will be overwrite before ddr phy training. Although there is no impact on the dram init, we still need to correct it to eliminate confusion. Signed-off-by: Bai Ping <ping.bai@nxp.com> Reviewed-by: Ye Li <ye.li@nxp.com> Tested-by: Robby Cai <robby.cai@nxp.com> |
||
---|---|---|
.. | ||
ddr4_init.c | ||
ddrphy_csr.c | ||
ddrphy_train.c | ||
ddrphy_utils.c | ||
helper.c | ||
Kconfig | ||
lpddr4_init.c | ||
Makefile |