mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 16:07:30 +00:00
d055911887
Api is added to decode peripheral id based on the interrupt number of the peripheral. Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com> Acked-by: Simon Glass <sjg@chromium.org> Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
69 lines
1.8 KiB
C
69 lines
1.8 KiB
C
/*
|
|
* Copyright (C) 2012 Samsung Electronics
|
|
* Rajeshwari Shinde <rajeshwari.s@samsung.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __ASM_ARM_ARCH_PERIPH_H
|
|
#define __ASM_ARM_ARCH_PERIPH_H
|
|
|
|
/*
|
|
* Peripherals required for pinmux configuration. List will
|
|
* grow with support for more devices getting added.
|
|
* Numbering based on interrupt table.
|
|
*
|
|
*/
|
|
enum periph_id {
|
|
PERIPH_ID_UART0 = 51,
|
|
PERIPH_ID_UART1,
|
|
PERIPH_ID_UART2,
|
|
PERIPH_ID_UART3,
|
|
PERIPH_ID_I2C0 = 56,
|
|
PERIPH_ID_I2C1,
|
|
PERIPH_ID_I2C2,
|
|
PERIPH_ID_I2C3,
|
|
PERIPH_ID_I2C4,
|
|
PERIPH_ID_I2C5,
|
|
PERIPH_ID_I2C6,
|
|
PERIPH_ID_I2C7,
|
|
PERIPH_ID_SPI0 = 68,
|
|
PERIPH_ID_SPI1,
|
|
PERIPH_ID_SPI2,
|
|
PERIPH_ID_SDMMC0 = 75,
|
|
PERIPH_ID_SDMMC1,
|
|
PERIPH_ID_SDMMC2,
|
|
PERIPH_ID_SDMMC3,
|
|
PERIPH_ID_I2S1 = 99,
|
|
|
|
/* Since following peripherals do
|
|
* not have shared peripheral interrupts (SPIs)
|
|
* they are numbered arbitiraly after the maximum
|
|
* SPIs Exynos has (128)
|
|
*/
|
|
PERIPH_ID_SROMC = 128,
|
|
PERIPH_ID_SPI3,
|
|
PERIPH_ID_SPI4,
|
|
PERIPH_ID_SDMMC4,
|
|
|
|
PERIPH_ID_COUNT,
|
|
PERIPH_ID_NONE = -1,
|
|
};
|
|
|
|
#endif /* __ASM_ARM_ARCH_PERIPH_H */
|