mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 22:03:15 +00:00
b672e85810
Texas Instruments has begun enabling security settings on the SoCs it produces to instruct ROM and TIFS to begin protecting the Security Management Subsystem (SMS) from other binaries we load into the chip by default. One way ROM and TIFS do this is by enabling firewalls to protect the OCSRAM and HSM RAM regions they're using during bootup. The HSM RAM the wakeup SPL is in is firewalled by TIFS to protect itself from the main domain applications. This means the 'bootindex' value in HSM RAM, left by ROM to indicate if we're using the primary or secondary boot-method, must be moved to OCSRAM (that TIFS has open for us) before we make the jump to the main domain so the main domain's bootloaders can keep access to this information. Signed-off-by: Bryan Brattlof <bb@ti.com> |
||
|---|---|---|
| .. | ||
| am62ax | ||
| am62x | ||
| include/mach | ||
| j721e | ||
| j721s2 | ||
| j7200 | ||
| am62a7_init.c | ||
| am625_init.c | ||
| am642_init.c | ||
| am654_init.c | ||
| arm64-mmu.c | ||
| cache.S | ||
| common.c | ||
| common.h | ||
| config.mk | ||
| config_secure.mk | ||
| j721e_init.c | ||
| j721s2_init.c | ||
| Kconfig | ||
| lowlevel_init.S | ||
| Makefile | ||
| r5_mpu.c | ||
| security.c | ||
| sysfw-loader.c | ||