mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-30 08:31:03 +00:00
045474be5e
Apple SoCs have an integrated NVMe controller that isn't connected over a PCIe bus. In preparation for adding support for this NVMe controller, split out the PCI support into its own file. This file is selected through a new CONFIG_NVME_PCI Kconfig option, so do a wholesale replacement of CONFIG_NVME with CONFIG_NVME_PCI. Signed-off-by: Mark Kettenis <kettenis@openbsd.org> Reviewed-by: Simon Glass <sjg@chromium.org> Tested on: Macbook Air M1 Tested-by: Simon Glass <sjg@chromium.org>
100 lines
2.9 KiB
Text
100 lines
2.9 KiB
Text
CONFIG_ARM=y
|
|
CONFIG_TARGET_LS1046AQDS=y
|
|
CONFIG_SYS_TEXT_BASE=0x60100000
|
|
CONFIG_SYS_MALLOC_LEN=0x120000
|
|
CONFIG_NR_DRAM_BANKS=2
|
|
CONFIG_SYS_MEMTEST_START=0x80000000
|
|
CONFIG_SYS_MEMTEST_END=0x9fffffff
|
|
CONFIG_ENV_SIZE=0x20000
|
|
CONFIG_ENV_SECT_SIZE=0x20000
|
|
CONFIG_SYS_I2C_MXC_I2C1=y
|
|
CONFIG_SYS_I2C_MXC_I2C2=y
|
|
CONFIG_SYS_I2C_MXC_I2C3=y
|
|
CONFIG_SYS_I2C_MXC_I2C4=y
|
|
CONFIG_DM_GPIO=y
|
|
CONFIG_DEFAULT_DEVICE_TREE="fsl-ls1046a-qds-lpuart"
|
|
CONFIG_FSL_USE_PCA9547_MUX=y
|
|
CONFIG_VID=y
|
|
CONFIG_VID_FLS_ENV="ls1046aqds_vdd_mv"
|
|
CONFIG_VOL_MONITOR_INA220=y
|
|
CONFIG_VOL_MONITOR_IR36021_SET=y
|
|
CONFIG_FSL_LS_PPA=y
|
|
CONFIG_AHCI=y
|
|
CONFIG_DISTRO_DEFAULTS=y
|
|
CONFIG_REMAKE_ELF=y
|
|
CONFIG_MP=y
|
|
CONFIG_FIT_VERBOSE=y
|
|
CONFIG_OF_BOARD_SETUP=y
|
|
CONFIG_SYS_EXTRA_OPTIONS="LPUART"
|
|
CONFIG_DYNAMIC_SYS_CLK_FREQ=y
|
|
CONFIG_BOOTDELAY=10
|
|
CONFIG_USE_BOOTARGS=y
|
|
CONFIG_BOOTARGS="console=ttyS0,115200 root=/dev/ram0 earlycon=uart8250,mmio,0x21c0500 mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:4m(nand_uboot),36m(nand_kernel),472m(nand_free);spi0.0:2m(uboot),14m(free)"
|
|
CONFIG_BOOTCOMMAND="run distro_bootcmd; run nor_bootcmd; env exists secureboot && esbc_halt;;"
|
|
CONFIG_MISC_INIT_R=y
|
|
CONFIG_CMD_BOOTZ=y
|
|
CONFIG_CMD_IMLS=y
|
|
CONFIG_CMD_GREPENV=y
|
|
CONFIG_SYS_EEPROM_PAGE_WRITE_DELAY_MS=5
|
|
CONFIG_CMD_MEMINFO=y
|
|
CONFIG_CMD_MEMTEST=y
|
|
CONFIG_CMD_GPIO=y
|
|
CONFIG_CMD_GPT=y
|
|
CONFIG_CMD_I2C=y
|
|
CONFIG_CMD_MMC=y
|
|
CONFIG_CMD_NAND=y
|
|
CONFIG_CMD_PCI=y
|
|
CONFIG_CMD_USB=y
|
|
CONFIG_CMD_CACHE=y
|
|
CONFIG_MTDPARTS_DEFAULT="mtdparts=60000000.nor:2m@0x100000(nor_bank0_uboot),40m@0x1100000(nor_bank0_fit),7m(nor_bank0_user),2m@0x4100000(nor_bank4_uboot),40m@0x5100000(nor_bank4_fit),-(nor_bank4_user);7e800000.flash:4m(nand_uboot),36m(nand_kernel),472m(nand_free);spi0.0:2m(uboot),14m(free)"
|
|
CONFIG_OF_CONTROL=y
|
|
CONFIG_ENV_OVERWRITE=y
|
|
CONFIG_ENV_IS_IN_FLASH=y
|
|
CONFIG_ENV_ADDR=0x60300000
|
|
CONFIG_DM=y
|
|
CONFIG_SATA=y
|
|
CONFIG_SATA_CEVA=y
|
|
CONFIG_FSL_CAAM=y
|
|
CONFIG_DYNAMIC_DDR_CLK_FREQ=y
|
|
CONFIG_DDR_ECC=y
|
|
CONFIG_ECC_INIT_VIA_DDRCONTROLLER=y
|
|
CONFIG_MPC8XXX_GPIO=y
|
|
CONFIG_DM_I2C=y
|
|
CONFIG_I2C_SET_DEFAULT_BUS_NUM=y
|
|
CONFIG_SYS_I2C_EEPROM_ADDR=0x57
|
|
CONFIG_FSL_ESDHC=y
|
|
CONFIG_MTD=y
|
|
CONFIG_MTD_NOR_FLASH=y
|
|
CONFIG_FLASH_CFI_DRIVER=y
|
|
CONFIG_SYS_FLASH_USE_BUFFER_WRITE=y
|
|
CONFIG_SYS_FLASH_CFI=y
|
|
CONFIG_SYS_MAX_FLASH_BANKS=2
|
|
CONFIG_MTD_RAW_NAND=y
|
|
CONFIG_NAND_FSL_IFC=y
|
|
CONFIG_SYS_NAND_ONFI_DETECTION=y
|
|
CONFIG_SF_DEFAULT_BUS=1
|
|
CONFIG_SPI_FLASH_EON=y
|
|
CONFIG_SPI_FLASH_STMICRO=y
|
|
CONFIG_SPI_FLASH_SST=y
|
|
CONFIG_PHYLIB=y
|
|
CONFIG_PHYLIB_10G=y
|
|
CONFIG_PHY_REALTEK=y
|
|
CONFIG_PHY_VITESSE=y
|
|
CONFIG_E1000=y
|
|
CONFIG_FMAN_ENET=y
|
|
CONFIG_SYS_FMAN_FW_ADDR=0x60900000
|
|
CONFIG_NVME_PCI=y
|
|
CONFIG_PCI=y
|
|
CONFIG_DM_PCI_COMPAT=y
|
|
CONFIG_PCIE_LAYERSCAPE_RC=y
|
|
CONFIG_PCIE_LAYERSCAPE_EP=y
|
|
CONFIG_SYS_QE_FMAN_FW_IN_NOR=y
|
|
CONFIG_DM_SCSI=y
|
|
CONFIG_DM_SERIAL=y
|
|
CONFIG_FSL_LPUART=y
|
|
CONFIG_SPI=y
|
|
CONFIG_DM_SPI=y
|
|
CONFIG_FSL_DSPI=y
|
|
CONFIG_USB=y
|
|
CONFIG_USB_XHCI_HCD=y
|
|
CONFIG_USB_XHCI_DWC3=y
|