mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-17 08:43:07 +00:00
f6aebdf676
Versal NET platform is based on Versal chip which is reusing a lot of IPs. For more information about new IPs please take a look at DT which describe currently supported devices. The patch is adding architecture and board support with soc detection algorithm. Generic setting should be very similar to Versal but it will likely diverge in longer run. Signed-off-by: Michal Simek <michal.simek@amd.com> Link: https://lore.kernel.org/r/320206853dc370ce290a4e7b6d0bb26b05206021.1663589964.git.michal.simek@amd.com
35 lines
719 B
C
35 lines
719 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2016 - 2022, Xilinx, Inc.
|
|
* Copyright (C) 2022, Advanced Micro Devices, Inc.
|
|
*
|
|
* Michal Simek <michal.simek@amd.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <init.h>
|
|
#include <time.h>
|
|
#include <asm/global_data.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#ifdef CONFIG_CLOCKS
|
|
/**
|
|
* set_cpu_clk_info - Initialize clock framework
|
|
*
|
|
* Return: 0 always.
|
|
*
|
|
* This function is called from common code after relocation and sets up the
|
|
* clock framework. The framework must not be used before this function had been
|
|
* called.
|
|
*/
|
|
int set_cpu_clk_info(void)
|
|
{
|
|
gd->cpu_clk = get_tbclk();
|
|
|
|
gd->bd->bi_arm_freq = gd->cpu_clk / 1000000;
|
|
gd->bd->bi_dsp_freq = 0;
|
|
|
|
return 0;
|
|
}
|
|
#endif
|