mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-03 01:50:25 +00:00
28f40d4a4d
The DDR SDRAM initialization code has not been mainlined yet, but U-Boot proper should work. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
75 lines
2.8 KiB
C
75 lines
2.8 KiB
C
/*
|
|
* Copyright (C) 2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <spl.h>
|
|
#include <linux/io.h>
|
|
#include <mach/boot-device.h>
|
|
#include <mach/sbc-regs.h>
|
|
#include <mach/sg-regs.h>
|
|
|
|
static struct boot_device_info boot_device_table[] = {
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 128KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 128KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 256KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 256KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 512KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 512KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, EraseSize 128KB, Addr 4)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, EraseSize 128MB, Addr 4)"},
|
|
{BOOT_DEVICE_NONE, "Reserved"},
|
|
{BOOT_DEVICE_NONE, "Reserved"},
|
|
{BOOT_DEVICE_NONE, "Reserved"},
|
|
{BOOT_DEVICE_NONE, "Reserved"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 512MB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 512KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128KB, Addr 4)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 128KB, Addr 4)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, ONFI, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, ONFI, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 8, ONFI, Addr 4)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 1, ECC 16, ONFI, Addr 4)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, ONFI, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, ONFI, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, ONFI, Addr 4)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, ONFI, Addr 4)"},
|
|
{BOOT_DEVICE_NONE, "Reserved"},
|
|
{BOOT_DEVICE_MMC1, "eMMC Boot (1.8V)"},
|
|
{BOOT_DEVICE_NONE, "Reserved"},
|
|
{BOOT_DEVICE_NONE, "Reserved"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 128MB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 128KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 8, EraseSize 256KB, Addr 5)"},
|
|
{BOOT_DEVICE_NAND, "NAND (Mirror 8, ECC 16, EraseSize 256KB, Addr 5)"},
|
|
{ /* sentinel */ }
|
|
};
|
|
|
|
static int get_boot_mode_sel(void)
|
|
{
|
|
return (readl(SG_PINMON0) >> 1) & 0x1f;
|
|
}
|
|
|
|
u32 ph1_pro5_boot_device(void)
|
|
{
|
|
int boot_mode;
|
|
|
|
boot_mode = get_boot_mode_sel();
|
|
|
|
return boot_device_table[boot_mode].type;
|
|
}
|
|
|
|
void ph1_pro5_boot_mode_show(void)
|
|
{
|
|
int mode_sel, i;
|
|
|
|
mode_sel = get_boot_mode_sel();
|
|
|
|
puts("Boot Mode Pin:\n");
|
|
|
|
for (i = 0; i < ARRAY_SIZE(boot_device_table); i++)
|
|
printf(" %c %02x %s\n", i == mode_sel ? '*' : ' ', i,
|
|
boot_device_table[i].info);
|
|
}
|