mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 20:54:31 +00:00
eced5a7eb4
Due to introducing the new peripheral clock handle functions, use these functions to clean up the duplicated code. Meanwhile, remove unneeded header file include, at91_pmc.h. Signed-off-by: Wenyou Yang <wenyou.yang@atmel.com> Tested-by: Heiko Schocher <hs@denx.de> Reviewed-by: Andreas Bießmann <andreas.devel@googlemail.com> [fixup for arm920t code] Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
76 lines
1.9 KiB
C
76 lines
1.9 KiB
C
/*
|
|
* (C) Copyright 2014
|
|
* Heiko Schocher, DENX Software Engineering, hs@denx.de.
|
|
*
|
|
* Based on:
|
|
* (C) Copyright 2007-2008
|
|
* Stelian Pop <stelian@popies.net>
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/at91_common.h>
|
|
#include <asm/arch/at91sam9_sdramc.h>
|
|
#include <asm/arch/gpio.h>
|
|
|
|
int sdramc_initialize(unsigned int sdram_address, const struct sdramc_reg *p)
|
|
{
|
|
struct sdramc_reg *reg = (struct sdramc_reg *)ATMEL_BASE_SDRAMC;
|
|
unsigned int i;
|
|
|
|
/* SDRAM feature must be in the configuration register */
|
|
writel(p->cr, ®->cr);
|
|
|
|
/* The SDRAM memory type must be set in the Memory Device Register */
|
|
writel(p->mdr, ®->mdr);
|
|
|
|
/*
|
|
* The minimum pause of 200 us is provided to precede any single
|
|
* toggle
|
|
*/
|
|
for (i = 0; i < 1000; i++)
|
|
;
|
|
|
|
/* A NOP command is issued to the SDRAM devices */
|
|
writel(AT91_SDRAMC_MODE_NOP, ®->mr);
|
|
writel(0x00000000, sdram_address);
|
|
|
|
/* An All Banks Precharge command is issued to the SDRAM devices */
|
|
writel(AT91_SDRAMC_MODE_PRECHARGE, ®->mr);
|
|
writel(0x00000000, sdram_address);
|
|
|
|
for (i = 0; i < 10000; i++)
|
|
;
|
|
|
|
/* Eight auto-refresh cycles are provided */
|
|
for (i = 0; i < 8; i++) {
|
|
writel(AT91_SDRAMC_MODE_REFRESH, ®->mr);
|
|
writel(0x00000001 + i, sdram_address + 4 + 4 * i);
|
|
}
|
|
|
|
/*
|
|
* A Mode Register set (MRS) cyscle is issued to program the
|
|
* SDRAM parameters(TCSR, PASR, DS)
|
|
*/
|
|
writel(AT91_SDRAMC_MODE_LMR, ®->mr);
|
|
writel(0xcafedede, sdram_address + 0x24);
|
|
|
|
/*
|
|
* The application must go into Normal Mode, setting Mode
|
|
* to 0 in the Mode Register and perform a write access at
|
|
* any location in the SDRAM.
|
|
*/
|
|
writel(AT91_SDRAMC_MODE_NORMAL, ®->mr);
|
|
writel(0x00000000, sdram_address); /* Perform Normal mode */
|
|
|
|
/*
|
|
* Write the refresh rate into the count field in the SDRAMC
|
|
* Refresh Timer Rgister.
|
|
*/
|
|
writel(p->tr, ®->tr);
|
|
|
|
return 0;
|
|
}
|