mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 02:08:38 +00:00
d072065690
Adjust the DRAM timing settings for this board per ones provided by hardware department. The change is applied to the LPDDR4 MR11 register CA ODT configuration, from RZQ/6 to RZQ/3, which fixes stability issues on subset of boards. The DDR PHY PIE block has been updated accordingly. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Fabio Estevam <festevam@gmail.com> Cc: Peng Fan <peng.fan@nxp.com> Cc: Stefano Babic <sbabic@denx.de> Reviewed-by: Fabio Estevam <festevam@denx.de> |
||
---|---|---|
.. | ||
common.c | ||
imx8mm_data_modul_edm_sbc.c | ||
imximage.cfg | ||
Kconfig | ||
lpddr4_timing.h | ||
lpddr4_timing_2G_32.c | ||
lpddr4_timing_4G_32.c | ||
MAINTAINERS | ||
Makefile | ||
spl.c |