mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 07:57:21 +00:00
c49d0ac38a
An ADATA 16GB Industrial MLC card has so much capacitance on the Vcc pin that the usual toggling of regulator to power the card off and on is insufficient. When the card is calibrated into UHS SDR104 mode, it will remain in that mode across the power cycle and subsequent attempt to communicate with the card will fail. The test with this card is to insert it into an SDHI slot and perform "mmc dev 0 ; mmc dev 0", where the second "mmc dev 0" will fail. Fix this problem by increasing the off-on delay from 0 to 20 mS. Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com> Cc: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
45 lines
780 B
Text
45 lines
780 B
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Device Tree Source extras for U-Boot for the ULCB board
|
|
*
|
|
* Copyright (C) 2018 Marek Vasut <marek.vasut@gmail.com>
|
|
*/
|
|
|
|
#include "r8a7795-h3ulcb.dts"
|
|
#include "r8a7795-u-boot.dtsi"
|
|
|
|
/ {
|
|
cpld {
|
|
compatible = "renesas,ulcb-cpld";
|
|
status = "okay";
|
|
gpio-sck = <&gpio6 8 0>;
|
|
gpio-mosi = <&gpio6 7 0>;
|
|
gpio-miso = <&gpio6 10 0>;
|
|
gpio-sstbz = <&gpio2 3 0>;
|
|
};
|
|
};
|
|
|
|
&vcc_sdhi0 {
|
|
u-boot,off-on-delay-us = <20000>;
|
|
};
|
|
|
|
&sdhi2_pins {
|
|
groups = "sdhi2_data8", "sdhi2_ctrl", "sdhi2_ds";
|
|
power-source = <1800>;
|
|
};
|
|
|
|
&sdhi2_pins_uhs {
|
|
groups = "sdhi2_data8", "sdhi2_ctrl", "sdhi2_ds";
|
|
};
|
|
|
|
&sdhi0 {
|
|
sd-uhs-sdr12;
|
|
sd-uhs-sdr25;
|
|
sd-uhs-sdr104;
|
|
max-frequency = <208000000>;
|
|
};
|
|
|
|
&sdhi2 {
|
|
mmc-hs400-1_8v;
|
|
max-frequency = <200000000>;
|
|
};
|