mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-17 10:18:38 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
164 lines
4.1 KiB
C
164 lines
4.1 KiB
C
/*
|
|
* (C) Copyright 2000-2002
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* (C) Copyright 2002 (440 port)
|
|
* Scott McNutt, Artesyn Communication Producs, smcnutt@artsyncp.com
|
|
*
|
|
* (C) Copyright 2003 (440GX port)
|
|
* Travis B. Sawyer, Sandburst Corporation, tsawyer@sandburst.com
|
|
*
|
|
* (C) Copyright 2008 (PPC440X05 port for Virtex 5 FX)
|
|
* Ricardo Ribalda-Universidad Autonoma de Madrid-ricardo.ribalda@uam.es
|
|
* Work supported by Qtechnology (htpp://qtec.com)
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <watchdog.h>
|
|
#include <command.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/interrupt.h>
|
|
#include <asm/ppc4xx.h>
|
|
#include <ppc_asm.tmpl>
|
|
#include <commproc.h>
|
|
|
|
#if (UIC_MAX > 3)
|
|
#define UICB0_ALL (UIC_MASK(VECNUM_UIC1CI) | UIC_MASK(VECNUM_UIC1NCI) | \
|
|
UIC_MASK(VECNUM_UIC2CI) | UIC_MASK(VECNUM_UIC2NCI) | \
|
|
UIC_MASK(VECNUM_UIC3CI) | UIC_MASK(VECNUM_UIC3NCI))
|
|
#elif (UIC_MAX > 2)
|
|
#define UICB0_ALL (UIC_MASK(VECNUM_UIC1CI) | UIC_MASK(VECNUM_UIC1NCI) | \
|
|
UIC_MASK(VECNUM_UIC2CI) | UIC_MASK(VECNUM_UIC2NCI))
|
|
#elif (UIC_MAX > 1)
|
|
#define UICB0_ALL (UIC_MASK(VECNUM_UIC1CI) | UIC_MASK(VECNUM_UIC1NCI))
|
|
#else
|
|
#define UICB0_ALL 0
|
|
#endif
|
|
|
|
u32 get_dcr(u16);
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
void pic_enable(void)
|
|
{
|
|
#if (UIC_MAX > 1)
|
|
/* Install the UIC1 handlers */
|
|
irq_install_handler(VECNUM_UIC1NCI, (void *)(void *)external_interrupt, 0);
|
|
irq_install_handler(VECNUM_UIC1CI, (void *)(void *)external_interrupt, 0);
|
|
#endif
|
|
#if (UIC_MAX > 2)
|
|
irq_install_handler(VECNUM_UIC2NCI, (void *)(void *)external_interrupt, 0);
|
|
irq_install_handler(VECNUM_UIC2CI, (void *)(void *)external_interrupt, 0);
|
|
#endif
|
|
#if (UIC_MAX > 3)
|
|
irq_install_handler(VECNUM_UIC3NCI, (void *)(void *)external_interrupt, 0);
|
|
irq_install_handler(VECNUM_UIC3CI, (void *)(void *)external_interrupt, 0);
|
|
#endif
|
|
}
|
|
|
|
/* Handler for UIC interrupt */
|
|
static void uic_interrupt(u32 uic_base, int vec_base)
|
|
{
|
|
u32 uic_msr;
|
|
u32 msr_shift;
|
|
int vec;
|
|
|
|
/*
|
|
* Read masked interrupt status register to determine interrupt source
|
|
*/
|
|
uic_msr = get_dcr(uic_base + UIC_MSR);
|
|
msr_shift = uic_msr;
|
|
vec = vec_base;
|
|
|
|
while (msr_shift != 0) {
|
|
if (msr_shift & 0x80000000)
|
|
interrupt_run_handler(vec);
|
|
/*
|
|
* Shift msr to next position and increment vector
|
|
*/
|
|
msr_shift <<= 1;
|
|
vec++;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Handle external interrupts
|
|
*/
|
|
void external_interrupt(struct pt_regs *regs)
|
|
{
|
|
u32 uic_msr;
|
|
|
|
/*
|
|
* Read masked interrupt status register to determine interrupt source
|
|
*/
|
|
uic_msr = mfdcr(UIC0MSR);
|
|
|
|
#if (UIC_MAX > 1)
|
|
if ((UIC_MASK(VECNUM_UIC1CI) & uic_msr) ||
|
|
(UIC_MASK(VECNUM_UIC1NCI) & uic_msr))
|
|
uic_interrupt(UIC1_DCR_BASE, 32);
|
|
#endif
|
|
|
|
#if (UIC_MAX > 2)
|
|
if ((UIC_MASK(VECNUM_UIC2CI) & uic_msr) ||
|
|
(UIC_MASK(VECNUM_UIC2NCI) & uic_msr))
|
|
uic_interrupt(UIC2_DCR_BASE, 64);
|
|
#endif
|
|
|
|
#if (UIC_MAX > 3)
|
|
if ((UIC_MASK(VECNUM_UIC3CI) & uic_msr) ||
|
|
(UIC_MASK(VECNUM_UIC3NCI) & uic_msr))
|
|
uic_interrupt(UIC3_DCR_BASE, 96);
|
|
#endif
|
|
|
|
mtdcr(UIC0SR, (uic_msr & UICB0_ALL));
|
|
|
|
if (uic_msr & ~(UICB0_ALL))
|
|
uic_interrupt(UIC0_DCR_BASE, 0);
|
|
|
|
return;
|
|
}
|
|
|
|
void pic_irq_ack(unsigned int vec)
|
|
{
|
|
if ((vec >= 0) && (vec < 32))
|
|
mtdcr(UIC0SR, UIC_MASK(vec));
|
|
else if ((vec >= 32) && (vec < 64))
|
|
mtdcr(UIC1SR, UIC_MASK(vec));
|
|
else if ((vec >= 64) && (vec < 96))
|
|
mtdcr(UIC2SR, UIC_MASK(vec));
|
|
else if (vec >= 96)
|
|
mtdcr(UIC3SR, UIC_MASK(vec));
|
|
}
|
|
|
|
/*
|
|
* Install and free a interrupt handler.
|
|
*/
|
|
void pic_irq_enable(unsigned int vec)
|
|
{
|
|
|
|
if ((vec >= 0) && (vec < 32))
|
|
mtdcr(UIC0ER, mfdcr(UIC0ER) | UIC_MASK(vec));
|
|
else if ((vec >= 32) && (vec < 64))
|
|
mtdcr(UIC1ER, mfdcr(UIC1ER) | UIC_MASK(vec));
|
|
else if ((vec >= 64) && (vec < 96))
|
|
mtdcr(UIC2ER, mfdcr(UIC2ER) | UIC_MASK(vec));
|
|
else if (vec >= 96)
|
|
mtdcr(UIC3ER, mfdcr(UIC3ER) | UIC_MASK(vec));
|
|
|
|
debug("Install interrupt vector %d\n", vec);
|
|
}
|
|
|
|
void pic_irq_disable(unsigned int vec)
|
|
{
|
|
if ((vec >= 0) && (vec < 32))
|
|
mtdcr(UIC0ER, mfdcr(UIC0ER) & ~UIC_MASK(vec));
|
|
else if ((vec >= 32) && (vec < 64))
|
|
mtdcr(UIC1ER, mfdcr(UIC1ER) & ~UIC_MASK(vec));
|
|
else if ((vec >= 64) && (vec < 96))
|
|
mtdcr(UIC2ER, mfdcr(UIC2ER) & ~UIC_MASK(vec));
|
|
else if (vec >= 96)
|
|
mtdcr(UIC3ER, mfdcr(UIC3ER) & ~UIC_MASK(vec));
|
|
}
|