mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 10:48:51 +00:00
d0df9588e8
The option is never enabled by anyone. Remove the code surrounded by its ifdef. This should be handled by the clock/reset drivers. CONFIG_UNIPHIER_ETH in scripts/config_whitelist.txt will be dropped by the next resync. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
50 lines
1 KiB
C
50 lines
1 KiB
C
/*
|
|
* Copyright (C) 2015 Masahiro Yamada <yamada.masahiro@socionext.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <linux/bitops.h>
|
|
#include <linux/io.h>
|
|
|
|
#include "../init.h"
|
|
#include "../sc-regs.h"
|
|
|
|
void uniphier_pxs2_clk_init(void)
|
|
{
|
|
u32 tmp;
|
|
|
|
/* deassert reset */
|
|
tmp = readl(SC_RSTCTRL);
|
|
#ifdef CONFIG_USB_DWC3_UNIPHIER
|
|
tmp |= SC_RSTCTRL_NRST_USB3B0 | SC_RSTCTRL_NRST_GIO;
|
|
#endif
|
|
#ifdef CONFIG_NAND_DENALI
|
|
tmp |= SC_RSTCTRL_NRST_NAND;
|
|
#endif
|
|
writel(tmp, SC_RSTCTRL);
|
|
readl(SC_RSTCTRL); /* dummy read */
|
|
|
|
#ifdef CONFIG_USB_DWC3_UNIPHIER
|
|
tmp = readl(SC_RSTCTRL2);
|
|
tmp |= SC_RSTCTRL2_NRST_USB3B1;
|
|
writel(tmp, SC_RSTCTRL2);
|
|
readl(SC_RSTCTRL2); /* dummy read */
|
|
|
|
tmp = readl(SC_RSTCTRL6);
|
|
tmp |= 0x37;
|
|
writel(tmp, SC_RSTCTRL6);
|
|
#endif
|
|
|
|
/* provide clocks */
|
|
tmp = readl(SC_CLKCTRL);
|
|
#ifdef CONFIG_USB_DWC3_UNIPHIER
|
|
tmp |= BIT(20) | BIT(19) | SC_CLKCTRL_CEN_USB31 | SC_CLKCTRL_CEN_USB30 |
|
|
SC_CLKCTRL_CEN_GIO;
|
|
#endif
|
|
#ifdef CONFIG_NAND_DENALI
|
|
tmp |= SC_CLKCTRL_CEN_NAND;
|
|
#endif
|
|
writel(tmp, SC_CLKCTRL);
|
|
readl(SC_CLKCTRL); /* dummy read */
|
|
}
|