mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 17:07:38 +00:00
530b63c228
Due to gpio holes management, stm32_pinctrl_get_gpio_dev() must be updated. stm32_pinctrl_get_gpio_dev() returns from a given pin selectors the corresponding bank gpio device and the gpio_offset inside this gpio bank. Update also all functions which makes usage of stm32_pinctrl_get_gpio_dev. Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
438 lines
11 KiB
C
438 lines
11 KiB
C
#include <common.h>
|
|
#include <dm.h>
|
|
#include <dm/pinctrl.h>
|
|
#include <hwspinlock.h>
|
|
#include <asm/arch/gpio.h>
|
|
#include <asm/gpio.h>
|
|
#include <asm/io.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#define MAX_PINS_ONE_IP 70
|
|
#define MODE_BITS_MASK 3
|
|
#define OSPEED_MASK 3
|
|
#define PUPD_MASK 3
|
|
#define OTYPE_MSK 1
|
|
#define AFR_MASK 0xF
|
|
|
|
struct stm32_pinctrl_priv {
|
|
struct hwspinlock hws;
|
|
int pinctrl_ngpios;
|
|
struct list_head gpio_dev;
|
|
};
|
|
|
|
struct stm32_gpio_bank {
|
|
struct udevice *gpio_dev;
|
|
struct list_head list;
|
|
};
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
|
|
static char pin_name[PINNAME_SIZE];
|
|
#define PINMUX_MODE_COUNT 5
|
|
static const char * const pinmux_mode[PINMUX_MODE_COUNT] = {
|
|
"gpio input",
|
|
"gpio output",
|
|
"analog",
|
|
"unknown",
|
|
"alt function",
|
|
};
|
|
|
|
static int stm32_pinctrl_get_af(struct udevice *dev, unsigned int offset)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
u32 af;
|
|
u32 alt_shift = (offset % 8) * 4;
|
|
u32 alt_index = offset / 8;
|
|
|
|
af = (readl(®s->afr[alt_index]) &
|
|
GENMASK(alt_shift + 3, alt_shift)) >> alt_shift;
|
|
|
|
return af;
|
|
}
|
|
|
|
static int stm32_populate_gpio_dev_list(struct udevice *dev)
|
|
{
|
|
struct stm32_pinctrl_priv *priv = dev_get_priv(dev);
|
|
struct udevice *gpio_dev;
|
|
struct udevice *child;
|
|
struct stm32_gpio_bank *gpio_bank;
|
|
int ret;
|
|
|
|
/*
|
|
* parse pin-controller sub-nodes (ie gpio bank nodes) and fill
|
|
* a list with all gpio device reference which belongs to the
|
|
* current pin-controller. This list is used to find pin_name and
|
|
* pin muxing
|
|
*/
|
|
list_for_each_entry(child, &dev->child_head, sibling_node) {
|
|
ret = uclass_get_device_by_name(UCLASS_GPIO, child->name,
|
|
&gpio_dev);
|
|
if (ret < 0)
|
|
continue;
|
|
|
|
gpio_bank = malloc(sizeof(*gpio_bank));
|
|
if (!gpio_bank) {
|
|
dev_err(dev, "Not enough memory\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
gpio_bank->gpio_dev = gpio_dev;
|
|
list_add_tail(&gpio_bank->list, &priv->gpio_dev);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stm32_pinctrl_get_pins_count(struct udevice *dev)
|
|
{
|
|
struct stm32_pinctrl_priv *priv = dev_get_priv(dev);
|
|
struct gpio_dev_priv *uc_priv;
|
|
struct stm32_gpio_bank *gpio_bank;
|
|
|
|
/*
|
|
* if get_pins_count has already been executed once on this
|
|
* pin-controller, no need to run it again
|
|
*/
|
|
if (priv->pinctrl_ngpios)
|
|
return priv->pinctrl_ngpios;
|
|
|
|
if (list_empty(&priv->gpio_dev))
|
|
stm32_populate_gpio_dev_list(dev);
|
|
/*
|
|
* walk through all banks to retrieve the pin-controller
|
|
* pins number
|
|
*/
|
|
list_for_each_entry(gpio_bank, &priv->gpio_dev, list) {
|
|
uc_priv = dev_get_uclass_priv(gpio_bank->gpio_dev);
|
|
|
|
priv->pinctrl_ngpios += uc_priv->gpio_count;
|
|
}
|
|
|
|
return priv->pinctrl_ngpios;
|
|
}
|
|
|
|
static struct udevice *stm32_pinctrl_get_gpio_dev(struct udevice *dev,
|
|
unsigned int selector,
|
|
unsigned int *idx)
|
|
{
|
|
struct stm32_pinctrl_priv *priv = dev_get_priv(dev);
|
|
struct stm32_gpio_bank *gpio_bank;
|
|
struct gpio_dev_priv *uc_priv;
|
|
int pin_count = 0;
|
|
|
|
if (list_empty(&priv->gpio_dev))
|
|
stm32_populate_gpio_dev_list(dev);
|
|
|
|
/* look up for the bank which owns the requested pin */
|
|
list_for_each_entry(gpio_bank, &priv->gpio_dev, list) {
|
|
uc_priv = dev_get_uclass_priv(gpio_bank->gpio_dev);
|
|
|
|
if (selector < (pin_count + uc_priv->gpio_count)) {
|
|
/*
|
|
* we found the bank, convert pin selector to
|
|
* gpio bank index
|
|
*/
|
|
*idx = stm32_offset_to_index(gpio_bank->gpio_dev,
|
|
selector - pin_count);
|
|
if (*idx < 0)
|
|
return NULL;
|
|
|
|
return gpio_bank->gpio_dev;
|
|
}
|
|
pin_count += uc_priv->gpio_count;
|
|
}
|
|
|
|
return NULL;
|
|
}
|
|
|
|
static const char *stm32_pinctrl_get_pin_name(struct udevice *dev,
|
|
unsigned int selector)
|
|
{
|
|
struct gpio_dev_priv *uc_priv;
|
|
struct udevice *gpio_dev;
|
|
unsigned int gpio_idx;
|
|
|
|
/* look up for the bank which owns the requested pin */
|
|
gpio_dev = stm32_pinctrl_get_gpio_dev(dev, selector, &gpio_idx);
|
|
if (!gpio_dev) {
|
|
snprintf(pin_name, PINNAME_SIZE, "Error");
|
|
} else {
|
|
uc_priv = dev_get_uclass_priv(gpio_dev);
|
|
|
|
snprintf(pin_name, PINNAME_SIZE, "%s%d",
|
|
uc_priv->bank_name,
|
|
gpio_idx);
|
|
}
|
|
|
|
return pin_name;
|
|
}
|
|
|
|
static int stm32_pinctrl_get_pin_muxing(struct udevice *dev,
|
|
unsigned int selector,
|
|
char *buf,
|
|
int size)
|
|
{
|
|
struct udevice *gpio_dev;
|
|
const char *label;
|
|
int mode;
|
|
int af_num;
|
|
unsigned int gpio_idx;
|
|
|
|
/* look up for the bank which owns the requested pin */
|
|
gpio_dev = stm32_pinctrl_get_gpio_dev(dev, selector, &gpio_idx);
|
|
|
|
if (!gpio_dev)
|
|
return -ENODEV;
|
|
|
|
mode = gpio_get_raw_function(gpio_dev, gpio_idx, &label);
|
|
|
|
dev_dbg(dev, "selector = %d gpio_idx = %d mode = %d\n",
|
|
selector, gpio_idx, mode);
|
|
|
|
|
|
switch (mode) {
|
|
case GPIOF_UNKNOWN:
|
|
/* should never happen */
|
|
return -EINVAL;
|
|
case GPIOF_UNUSED:
|
|
snprintf(buf, size, "%s", pinmux_mode[mode]);
|
|
break;
|
|
case GPIOF_FUNC:
|
|
af_num = stm32_pinctrl_get_af(gpio_dev, gpio_idx);
|
|
snprintf(buf, size, "%s %d", pinmux_mode[mode], af_num);
|
|
break;
|
|
case GPIOF_OUTPUT:
|
|
case GPIOF_INPUT:
|
|
snprintf(buf, size, "%s %s",
|
|
pinmux_mode[mode], label ? label : "");
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
#endif
|
|
|
|
int stm32_pinctrl_probe(struct udevice *dev)
|
|
{
|
|
struct stm32_pinctrl_priv *priv = dev_get_priv(dev);
|
|
int ret;
|
|
|
|
INIT_LIST_HEAD(&priv->gpio_dev);
|
|
|
|
/* hwspinlock property is optional, just log the error */
|
|
ret = hwspinlock_get_by_index(dev, 0, &priv->hws);
|
|
if (ret)
|
|
debug("%s: hwspinlock_get_by_index may have failed (%d)\n",
|
|
__func__, ret);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stm32_gpio_config(struct gpio_desc *desc,
|
|
const struct stm32_gpio_ctl *ctl)
|
|
{
|
|
struct stm32_gpio_priv *priv = dev_get_priv(desc->dev);
|
|
struct stm32_gpio_regs *regs = priv->regs;
|
|
struct stm32_pinctrl_priv *ctrl_priv;
|
|
int ret;
|
|
u32 index;
|
|
|
|
if (!ctl || ctl->af > 15 || ctl->mode > 3 || ctl->otype > 1 ||
|
|
ctl->pupd > 2 || ctl->speed > 3)
|
|
return -EINVAL;
|
|
|
|
ctrl_priv = dev_get_priv(dev_get_parent(desc->dev));
|
|
ret = hwspinlock_lock_timeout(&ctrl_priv->hws, 10);
|
|
if (ret == -ETIME) {
|
|
dev_err(desc->dev, "HWSpinlock timeout\n");
|
|
return ret;
|
|
}
|
|
|
|
index = (desc->offset & 0x07) * 4;
|
|
clrsetbits_le32(®s->afr[desc->offset >> 3], AFR_MASK << index,
|
|
ctl->af << index);
|
|
|
|
index = desc->offset * 2;
|
|
clrsetbits_le32(®s->moder, MODE_BITS_MASK << index,
|
|
ctl->mode << index);
|
|
clrsetbits_le32(®s->ospeedr, OSPEED_MASK << index,
|
|
ctl->speed << index);
|
|
clrsetbits_le32(®s->pupdr, PUPD_MASK << index, ctl->pupd << index);
|
|
|
|
index = desc->offset;
|
|
clrsetbits_le32(®s->otyper, OTYPE_MSK << index, ctl->otype << index);
|
|
|
|
hwspinlock_unlock(&ctrl_priv->hws);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int prep_gpio_dsc(struct stm32_gpio_dsc *gpio_dsc, u32 port_pin)
|
|
{
|
|
gpio_dsc->port = (port_pin & 0x1F000) >> 12;
|
|
gpio_dsc->pin = (port_pin & 0x0F00) >> 8;
|
|
debug("%s: GPIO:port= %d, pin= %d\n", __func__, gpio_dsc->port,
|
|
gpio_dsc->pin);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int prep_gpio_ctl(struct stm32_gpio_ctl *gpio_ctl, u32 gpio_fn, int node)
|
|
{
|
|
gpio_fn &= 0x00FF;
|
|
gpio_ctl->af = 0;
|
|
|
|
switch (gpio_fn) {
|
|
case 0:
|
|
gpio_ctl->mode = STM32_GPIO_MODE_IN;
|
|
break;
|
|
case 1 ... 16:
|
|
gpio_ctl->mode = STM32_GPIO_MODE_AF;
|
|
gpio_ctl->af = gpio_fn - 1;
|
|
break;
|
|
case 17:
|
|
gpio_ctl->mode = STM32_GPIO_MODE_AN;
|
|
break;
|
|
default:
|
|
gpio_ctl->mode = STM32_GPIO_MODE_OUT;
|
|
break;
|
|
}
|
|
|
|
gpio_ctl->speed = fdtdec_get_int(gd->fdt_blob, node, "slew-rate", 0);
|
|
|
|
if (fdtdec_get_bool(gd->fdt_blob, node, "drive-open-drain"))
|
|
gpio_ctl->otype = STM32_GPIO_OTYPE_OD;
|
|
else
|
|
gpio_ctl->otype = STM32_GPIO_OTYPE_PP;
|
|
|
|
if (fdtdec_get_bool(gd->fdt_blob, node, "bias-pull-up"))
|
|
gpio_ctl->pupd = STM32_GPIO_PUPD_UP;
|
|
else if (fdtdec_get_bool(gd->fdt_blob, node, "bias-pull-down"))
|
|
gpio_ctl->pupd = STM32_GPIO_PUPD_DOWN;
|
|
else
|
|
gpio_ctl->pupd = STM32_GPIO_PUPD_NO;
|
|
|
|
debug("%s: gpio fn= %d, slew-rate= %x, op type= %x, pull-upd is = %x\n",
|
|
__func__, gpio_fn, gpio_ctl->speed, gpio_ctl->otype,
|
|
gpio_ctl->pupd);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int stm32_pinctrl_config(int offset)
|
|
{
|
|
u32 pin_mux[MAX_PINS_ONE_IP];
|
|
int rv, len;
|
|
|
|
/*
|
|
* check for "pinmux" property in each subnode (e.g. pins1 and pins2 for
|
|
* usart1) of pin controller phandle "pinctrl-0"
|
|
* */
|
|
fdt_for_each_subnode(offset, gd->fdt_blob, offset) {
|
|
struct stm32_gpio_dsc gpio_dsc;
|
|
struct stm32_gpio_ctl gpio_ctl;
|
|
int i;
|
|
|
|
len = fdtdec_get_int_array_count(gd->fdt_blob, offset,
|
|
"pinmux", pin_mux,
|
|
ARRAY_SIZE(pin_mux));
|
|
debug("%s: no of pinmux entries= %d\n", __func__, len);
|
|
if (len < 0)
|
|
return -EINVAL;
|
|
for (i = 0; i < len; i++) {
|
|
struct gpio_desc desc;
|
|
|
|
debug("%s: pinmux = %x\n", __func__, *(pin_mux + i));
|
|
prep_gpio_dsc(&gpio_dsc, *(pin_mux + i));
|
|
prep_gpio_ctl(&gpio_ctl, *(pin_mux + i), offset);
|
|
rv = uclass_get_device_by_seq(UCLASS_GPIO,
|
|
gpio_dsc.port,
|
|
&desc.dev);
|
|
if (rv)
|
|
return rv;
|
|
desc.offset = gpio_dsc.pin;
|
|
rv = stm32_gpio_config(&desc, &gpio_ctl);
|
|
debug("%s: rv = %d\n\n", __func__, rv);
|
|
if (rv)
|
|
return rv;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
#if CONFIG_IS_ENABLED(PINCTRL_FULL)
|
|
static int stm32_pinctrl_set_state(struct udevice *dev, struct udevice *config)
|
|
{
|
|
return stm32_pinctrl_config(dev_of_offset(config));
|
|
}
|
|
#else /* PINCTRL_FULL */
|
|
static int stm32_pinctrl_set_state_simple(struct udevice *dev,
|
|
struct udevice *periph)
|
|
{
|
|
const void *fdt = gd->fdt_blob;
|
|
const fdt32_t *list;
|
|
uint32_t phandle;
|
|
int config_node;
|
|
int size, i, ret;
|
|
|
|
list = fdt_getprop(fdt, dev_of_offset(periph), "pinctrl-0", &size);
|
|
if (!list)
|
|
return -EINVAL;
|
|
|
|
debug("%s: periph->name = %s\n", __func__, periph->name);
|
|
|
|
size /= sizeof(*list);
|
|
for (i = 0; i < size; i++) {
|
|
phandle = fdt32_to_cpu(*list++);
|
|
|
|
config_node = fdt_node_offset_by_phandle(fdt, phandle);
|
|
if (config_node < 0) {
|
|
pr_err("prop pinctrl-0 index %d invalid phandle\n", i);
|
|
return -EINVAL;
|
|
}
|
|
|
|
ret = stm32_pinctrl_config(config_node);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif /* PINCTRL_FULL */
|
|
|
|
static struct pinctrl_ops stm32_pinctrl_ops = {
|
|
#if CONFIG_IS_ENABLED(PINCTRL_FULL)
|
|
.set_state = stm32_pinctrl_set_state,
|
|
#else /* PINCTRL_FULL */
|
|
.set_state_simple = stm32_pinctrl_set_state_simple,
|
|
#endif /* PINCTRL_FULL */
|
|
#ifndef CONFIG_SPL_BUILD
|
|
.get_pin_name = stm32_pinctrl_get_pin_name,
|
|
.get_pins_count = stm32_pinctrl_get_pins_count,
|
|
.get_pin_muxing = stm32_pinctrl_get_pin_muxing,
|
|
#endif
|
|
};
|
|
|
|
static const struct udevice_id stm32_pinctrl_ids[] = {
|
|
{ .compatible = "st,stm32f429-pinctrl" },
|
|
{ .compatible = "st,stm32f469-pinctrl" },
|
|
{ .compatible = "st,stm32f746-pinctrl" },
|
|
{ .compatible = "st,stm32h743-pinctrl" },
|
|
{ .compatible = "st,stm32mp157-pinctrl" },
|
|
{ .compatible = "st,stm32mp157-z-pinctrl" },
|
|
{ }
|
|
};
|
|
|
|
U_BOOT_DRIVER(pinctrl_stm32) = {
|
|
.name = "pinctrl_stm32",
|
|
.id = UCLASS_PINCTRL,
|
|
.of_match = stm32_pinctrl_ids,
|
|
.ops = &stm32_pinctrl_ops,
|
|
.bind = dm_scan_fdt_dev,
|
|
.probe = stm32_pinctrl_probe,
|
|
.priv_auto_alloc_size = sizeof(struct stm32_pinctrl_priv),
|
|
};
|