mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 13:14:27 +00:00
73aede596c
Add timer support for Stratix SoC Signed-off-by: Chin Liang See <chin.liang.see@intel.com> Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com> Reviewed-by: Marek Vasut <marex@denx.de>
26 lines
554 B
C
26 lines
554 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2017-2018 Intel Corporation <www.intel.com>
|
|
*
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch/timer.h>
|
|
|
|
/*
|
|
* Timer initialization
|
|
*/
|
|
int timer_init(void)
|
|
{
|
|
int enable = 0x3; /* timer enable + output signal masked */
|
|
int loadval = ~0;
|
|
|
|
/* enable system counter */
|
|
writel(enable, SOCFPGA_GTIMER_SEC_ADDRESS);
|
|
/* enable processor pysical counter */
|
|
asm volatile("msr cntp_ctl_el0, %0" : : "r" (enable));
|
|
asm volatile("msr cntp_tval_el0, %0" : : "r" (loadval));
|
|
|
|
return 0;
|
|
}
|