mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 13:14:27 +00:00
83f71ef558
Commitff7bd212cb("net: phy: micrel: fix divisor value for KSZ9031 phy skew") fixed the skew value divisor for the KSZ9031, but left the code using the same divisor for the KSZ9021, which is incorrect. The preceding commitc16e69f702("net: phy: micrel: add documentation for Micrel KSZ90x1 binding") added the DTS documentation for the KSZ90x1, changing it from the equivalent file in the Linux kernel to correctly state that for this part the skew value is set in 120ps steps, whereas the Linux documentation and driver continue to this day to use the incorrect value of 200 that came from the original KSZ9021 datasheet before it was corrected in revision 1.2 (Feb 2014). This commit sorts out the resulting confusion in a consistent way by making the following changes: - Update the documentation to be clear about what the skew values mean, in the same was as for the KSZ9031. - Update the Micrel PHY driver to select the appropriate divisor for both parts. - Adjust all the device trees that state skew values for KSZ9021 PHYs to use values based on 120ps steps instead of 200ps steps. This will result in the same values being programmed into the skew registers as the equivalent device trees in the Linux kernel do, where it incorrectly uses 200ps steps (since that's where all these device trees were copied from). Signed-off-by: James Byrne <james.byrne@origamienergy.com> Acked-by: Joe Hershberger <joe.hershberger@ni.com>
166 lines
2.7 KiB
Text
166 lines
2.7 KiB
Text
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2012 Altera Corporation <www.altera.com>
|
|
*/
|
|
|
|
#include "socfpga_cyclone5.dtsi"
|
|
|
|
/ {
|
|
model = "Altera SOCFPGA Cyclone V SoC Development Kit";
|
|
compatible = "altr,socfpga-cyclone5-socdk", "altr,socfpga-cyclone5", "altr,socfpga";
|
|
|
|
chosen {
|
|
bootargs = "earlyprintk";
|
|
stdout-path = "serial0:115200n8";
|
|
};
|
|
|
|
memory@0 {
|
|
name = "memory";
|
|
device_type = "memory";
|
|
reg = <0x0 0x40000000>; /* 1GB */
|
|
};
|
|
|
|
aliases {
|
|
/* this allow the ethaddr uboot environmnet variable contents
|
|
* to be added to the gmac1 device tree blob.
|
|
*/
|
|
ethernet0 = &gmac1;
|
|
};
|
|
|
|
leds {
|
|
compatible = "gpio-leds";
|
|
hps0 {
|
|
label = "hps_led0";
|
|
gpios = <&portb 15 1>;
|
|
};
|
|
|
|
hps1 {
|
|
label = "hps_led1";
|
|
gpios = <&portb 14 1>;
|
|
};
|
|
|
|
hps2 {
|
|
label = "hps_led2";
|
|
gpios = <&portb 13 1>;
|
|
};
|
|
|
|
hps3 {
|
|
label = "hps_led3";
|
|
gpios = <&portb 12 1>;
|
|
};
|
|
};
|
|
|
|
regulator_3_3v: 3-3-v-regulator {
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "3.3V";
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
};
|
|
};
|
|
|
|
&can0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&gmac1 {
|
|
status = "okay";
|
|
phy-mode = "rgmii";
|
|
|
|
rxd0-skew-ps = <0>;
|
|
rxd1-skew-ps = <0>;
|
|
rxd2-skew-ps = <0>;
|
|
rxd3-skew-ps = <0>;
|
|
txen-skew-ps = <0>;
|
|
txc-skew-ps = <1560>;
|
|
rxdv-skew-ps = <0>;
|
|
rxc-skew-ps = <1200>;
|
|
};
|
|
|
|
&gpio0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&gpio1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&gpio2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
clock-frequency = <100000>;
|
|
|
|
/*
|
|
* adjust the falling times to decrease the i2c frequency to 50Khz
|
|
* because the LCD module does not work at the standard 100Khz
|
|
*/
|
|
i2c-sda-falling-time-ns = <5000>;
|
|
i2c-scl-falling-time-ns = <5000>;
|
|
|
|
eeprom@51 {
|
|
compatible = "atmel,24c32";
|
|
reg = <0x51>;
|
|
pagesize = <32>;
|
|
};
|
|
|
|
rtc@68 {
|
|
compatible = "dallas,ds1339";
|
|
reg = <0x68>;
|
|
};
|
|
};
|
|
|
|
&mmc0 {
|
|
cd-gpios = <&portb 18 0>;
|
|
vmmc-supply = <®ulator_3_3v>;
|
|
vqmmc-supply = <®ulator_3_3v>;
|
|
status = "okay";
|
|
};
|
|
|
|
&qspi {
|
|
status = "okay";
|
|
|
|
flash0: n25q00@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "n25q00";
|
|
reg = <0>; /* chip select */
|
|
spi-max-frequency = <100000000>;
|
|
|
|
m25p,fast-read;
|
|
cdns,page-size = <256>;
|
|
cdns,block-size = <16>;
|
|
cdns,read-delay = <4>;
|
|
cdns,tshsl-ns = <50>;
|
|
cdns,tsd2d-ns = <50>;
|
|
cdns,tchsh-ns = <4>;
|
|
cdns,tslch-ns = <4>;
|
|
|
|
partition@qspi-boot {
|
|
/* 8MB for raw data. */
|
|
label = "Flash 0 Raw Data";
|
|
reg = <0x0 0x800000>;
|
|
};
|
|
|
|
partition@qspi-rootfs {
|
|
/* 120MB for jffs2 data. */
|
|
label = "Flash 0 jffs2 Filesystem";
|
|
reg = <0x800000 0x7800000>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&spi0 {
|
|
status = "okay";
|
|
|
|
spidev@0 {
|
|
compatible = "rohm,dh2228fv";
|
|
reg = <0>;
|
|
spi-max-frequency = <1000000>;
|
|
};
|
|
};
|
|
|
|
&usb1 {
|
|
status = "okay";
|
|
};
|