mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-04 10:30:32 +00:00
a7d54d3de8
Add the TPM device found on the GW73xx revision F PCB. This hangs off of SPI2, uses gpio1_10 as a CS and gpio1_11 as RST#. Signed-off-by: Tim Harvey <tharvey@gateworks.com> Reviewed-by: Fabio Estevam <festevam@gmail.com>
421 lines
9.3 KiB
Text
421 lines
9.3 KiB
Text
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright 2023 Gateworks Corporation
|
|
*/
|
|
|
|
#include <dt-bindings/gpio/gpio.h>
|
|
#include <dt-bindings/leds/common.h>
|
|
#include <dt-bindings/phy/phy-imx8-pcie.h>
|
|
|
|
/ {
|
|
led-controller {
|
|
compatible = "gpio-leds";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_gpio_leds>;
|
|
|
|
led-0 {
|
|
function = LED_FUNCTION_STATUS;
|
|
color = <LED_COLOR_ID_GREEN>;
|
|
gpios = <&gpio4 1 GPIO_ACTIVE_HIGH>;
|
|
default-state = "on";
|
|
linux,default-trigger = "heartbeat";
|
|
};
|
|
|
|
led-1 {
|
|
function = LED_FUNCTION_STATUS;
|
|
color = <LED_COLOR_ID_RED>;
|
|
gpios = <&gpio4 5 GPIO_ACTIVE_HIGH>;
|
|
default-state = "off";
|
|
};
|
|
};
|
|
|
|
pcie0_refclk: pcie0-refclk {
|
|
compatible = "fixed-clock";
|
|
#clock-cells = <0>;
|
|
clock-frequency = <100000000>;
|
|
};
|
|
|
|
pps {
|
|
compatible = "pps-gpio";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_pps>;
|
|
gpios = <&gpio4 3 GPIO_ACTIVE_HIGH>;
|
|
status = "okay";
|
|
};
|
|
|
|
reg_usb1_vbus: regulator-usb1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_reg_usb1_en>;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "usb1_vbus";
|
|
gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
};
|
|
|
|
reg_usb2_vbus: regulator-usb2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_reg_usb2_en>;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "usb2_vbus";
|
|
gpio = <&gpio4 12 GPIO_ACTIVE_HIGH>;
|
|
enable-active-high;
|
|
regulator-min-microvolt = <5000000>;
|
|
regulator-max-microvolt = <5000000>;
|
|
};
|
|
|
|
reg_wifi_en: regulator-wifi-en {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_reg_wl>;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "wl";
|
|
gpio = <&gpio4 19 GPIO_ACTIVE_HIGH>;
|
|
startup-delay-us = <100>;
|
|
enable-active-high;
|
|
regulator-min-microvolt = <3300000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
};
|
|
|
|
reg_usdhc2_vmmc: regulator-usdhc2-vmmc {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_usdhc2_vmmc>;
|
|
compatible = "regulator-fixed";
|
|
regulator-name = "VDD_3V3_SD";
|
|
enable-active-high;
|
|
gpio = <&gpio2 19 0>; /* SD2_RESET */
|
|
off-on-delay-us = <12000>;
|
|
regulator-max-microvolt = <3300000>;
|
|
regulator-min-microvolt = <3300000>;
|
|
startup-delay-us = <100>;
|
|
};
|
|
};
|
|
|
|
/* off-board header */
|
|
&ecspi2 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_spi2>;
|
|
cs-gpios = <&gpio5 13 GPIO_ACTIVE_LOW>,
|
|
<&gpio1 10 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
tpm@1 {
|
|
compatible = "tcg,tpm_tis-spi";
|
|
reg = <0x1>;
|
|
spi-max-frequency = <36000000>;
|
|
};
|
|
};
|
|
|
|
&gpio4 {
|
|
gpio-line-names =
|
|
"", "", "", "",
|
|
"", "", "", "",
|
|
"dio1", "", "", "dio0",
|
|
"", "", "pci_usb_sel", "",
|
|
"", "", "", "",
|
|
"", "", "rs485_en", "rs485_term",
|
|
"", "", "", "rs485_half",
|
|
"pci_wdis#", "", "", "";
|
|
};
|
|
|
|
&i2c2 {
|
|
clock-frequency = <400000>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_i2c2>;
|
|
status = "okay";
|
|
|
|
accelerometer@19 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_accel>;
|
|
compatible = "st,lis2de12";
|
|
reg = <0x19>;
|
|
st,drdy-int-pin = <1>;
|
|
interrupt-parent = <&gpio4>;
|
|
interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
|
|
interrupt-names = "INT1";
|
|
};
|
|
};
|
|
|
|
&pcie_phy {
|
|
fsl,refclk-pad-mode = <IMX8_PCIE_REFCLK_PAD_INPUT>;
|
|
fsl,clkreq-unsupported;
|
|
clocks = <&pcie0_refclk>;
|
|
clock-names = "ref";
|
|
status = "okay";
|
|
};
|
|
|
|
&pcie {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_pcie0>;
|
|
reset-gpio = <&gpio4 29 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
};
|
|
|
|
/* GPS */
|
|
&uart1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart1>;
|
|
status = "okay";
|
|
};
|
|
|
|
/* bluetooth HCI */
|
|
&uart3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart3>, <&pinctrl_bten>;
|
|
cts-gpios = <&gpio5 8 GPIO_ACTIVE_LOW>;
|
|
rts-gpios = <&gpio5 9 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
|
|
bluetooth {
|
|
compatible = "brcm,bcm4330-bt";
|
|
shutdown-gpios = <&gpio4 16 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
/* RS232 */
|
|
&uart4 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_uart4>;
|
|
status = "okay";
|
|
};
|
|
|
|
/* USB1 - OTG */
|
|
&usb3_0 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_usb1>;
|
|
fsl,over-current-active-low;
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3_phy0 {
|
|
vbus-supply = <®_usb1_vbus>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usb_dwc3_0 {
|
|
/* dual role is implemented but not a full featured OTG */
|
|
adp-disable;
|
|
hnp-disable;
|
|
srp-disable;
|
|
dr_mode = "otg";
|
|
usb-role-switch;
|
|
role-switch-default-mode = "peripheral";
|
|
status = "okay";
|
|
|
|
connector {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_usbcon1>;
|
|
compatible = "gpio-usb-b-connector", "usb-b-connector";
|
|
type = "micro";
|
|
label = "otg";
|
|
id-gpios = <&gpio3 21 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
|
|
/* USB2 - USB3.0 Hub */
|
|
&usb3_1 {
|
|
fsl,permanently-attached;
|
|
fsl,disable-port-power-control;
|
|
status = "okay";
|
|
};
|
|
|
|
&usb3_phy1 {
|
|
vbus-supply = <®_usb2_vbus>;
|
|
status = "okay";
|
|
};
|
|
|
|
&usb_dwc3_1 {
|
|
dr_mode = "host";
|
|
status = "okay";
|
|
};
|
|
|
|
/* SDIO WiFi */
|
|
&usdhc1 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_usdhc1>;
|
|
bus-width = <4>;
|
|
non-removable;
|
|
vmmc-supply = <®_wifi_en>;
|
|
status = "okay";
|
|
};
|
|
|
|
/* microSD */
|
|
&usdhc2 {
|
|
pinctrl-names = "default", "state_100mhz", "state_200mhz";
|
|
pinctrl-0 = <&pinctrl_usdhc2>, <&pinctrl_usdhc2_gpio>;
|
|
pinctrl-1 = <&pinctrl_usdhc2_100mhz>, <&pinctrl_usdhc2_gpio>;
|
|
pinctrl-2 = <&pinctrl_usdhc2_200mhz>, <&pinctrl_usdhc2_gpio>;
|
|
cd-gpios = <&gpio2 12 GPIO_ACTIVE_LOW>;
|
|
bus-width = <4>;
|
|
vmmc-supply = <®_usdhc2_vmmc>;
|
|
status = "okay";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_hog>;
|
|
|
|
pinctrl_hog: hoggrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI1_RXD6__GPIO4_IO08 0x40000146 /* DIO1 */
|
|
MX8MP_IOMUXC_SAI1_TXC__GPIO4_IO11 0x40000146 /* DIO0 */
|
|
MX8MP_IOMUXC_SAI1_TXD2__GPIO4_IO14 0x40000106 /* PCIE_USBSEL */
|
|
MX8MP_IOMUXC_SAI2_MCLK__GPIO4_IO27 0x40000106 /* RS485_HALF */
|
|
MX8MP_IOMUXC_SAI2_RXC__GPIO4_IO22 0x40000106 /* RS485_EN */
|
|
MX8MP_IOMUXC_SAI2_RXD0__GPIO4_IO23 0x40000106 /* RS485_TERM */
|
|
MX8MP_IOMUXC_SAI3_RXFS__GPIO4_IO28 0x40000106 /* PCIE_WDIS# */
|
|
>;
|
|
};
|
|
|
|
pinctrl_accel: accelgrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI2_RXFS__GPIO4_IO21 0x150 /* IRQ */
|
|
>;
|
|
};
|
|
|
|
pinctrl_bten: btengrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI1_TXD4__GPIO4_IO16 0x146
|
|
>;
|
|
};
|
|
|
|
pinctrl_gpio_leds: gpioledgrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI1_RXC__GPIO4_IO01 0x6 /* LEDG */
|
|
MX8MP_IOMUXC_SAI1_RXD3__GPIO4_IO05 0x6 /* LEDR */
|
|
>;
|
|
};
|
|
|
|
pinctrl_pcie0: pcie0grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI3_RXC__GPIO4_IO29 0x106
|
|
>;
|
|
};
|
|
|
|
pinctrl_pps: ppsgrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI1_RXD1__GPIO4_IO03 0x146
|
|
>;
|
|
};
|
|
|
|
pinctrl_reg_wl: regwlgrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI1_TXD7__GPIO4_IO19 0x146
|
|
>;
|
|
};
|
|
|
|
pinctrl_reg_usb1_en: regusb1grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_GPIO1_IO12__GPIO1_IO12 0x146 /* USB1_EN */
|
|
>;
|
|
};
|
|
|
|
pinctrl_usb1: usb1grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_GPIO1_IO13__USB1_OTG_OC 0x140 /* USB1_FLT# */
|
|
>;
|
|
};
|
|
|
|
pinctrl_usbcon1: usbcon1grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI5_RXD0__GPIO3_IO21 0x140 /* USB1_ID */
|
|
>;
|
|
};
|
|
|
|
pinctrl_reg_usb2_en: regusb2grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SAI1_TXD0__GPIO4_IO12 0x146 /* USBHUB_RST# */
|
|
>;
|
|
};
|
|
|
|
pinctrl_spi2: spi2grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_ECSPI2_SCLK__ECSPI2_SCLK 0x140
|
|
MX8MP_IOMUXC_ECSPI2_MOSI__ECSPI2_MOSI 0x140
|
|
MX8MP_IOMUXC_ECSPI2_MISO__ECSPI2_MISO 0x140
|
|
MX8MP_IOMUXC_ECSPI2_SS0__GPIO5_IO13 0x140
|
|
MX8MP_IOMUXC_GPIO1_IO10__GPIO1_IO10 0x140
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart1: uart1grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_UART1_RXD__UART1_DCE_RX 0x140
|
|
MX8MP_IOMUXC_UART1_TXD__UART1_DCE_TX 0x140
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart3: uart3grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_UART3_RXD__UART3_DCE_RX 0x140
|
|
MX8MP_IOMUXC_UART3_TXD__UART3_DCE_TX 0x140
|
|
MX8MP_IOMUXC_ECSPI1_MISO__GPIO5_IO08 0x140
|
|
MX8MP_IOMUXC_ECSPI1_SS0__GPIO5_IO09 0x140
|
|
>;
|
|
};
|
|
|
|
pinctrl_uart4: uart4grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_UART4_RXD__UART4_DCE_RX 0x140
|
|
MX8MP_IOMUXC_UART4_TXD__UART4_DCE_TX 0x140
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc1: usdhc1grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SD1_CLK__USDHC1_CLK 0x190
|
|
MX8MP_IOMUXC_SD1_CMD__USDHC1_CMD 0x1d0
|
|
MX8MP_IOMUXC_SD1_DATA0__USDHC1_DATA0 0x1d0
|
|
MX8MP_IOMUXC_SD1_DATA1__USDHC1_DATA1 0x1d0
|
|
MX8MP_IOMUXC_SD1_DATA2__USDHC1_DATA2 0x1d0
|
|
MX8MP_IOMUXC_SD1_DATA3__USDHC1_DATA3 0x1d0
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2: usdhc2grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x190
|
|
MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d0
|
|
MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d0
|
|
MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d0
|
|
MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d0
|
|
MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d0
|
|
MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2_100mhz: usdhc2-100mhzgrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x194
|
|
MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d4
|
|
MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d4
|
|
MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d4
|
|
MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d4
|
|
MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d4
|
|
MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2_200mhz: usdhc2-200mhzgrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SD2_CLK__USDHC2_CLK 0x196
|
|
MX8MP_IOMUXC_SD2_CMD__USDHC2_CMD 0x1d6
|
|
MX8MP_IOMUXC_SD2_DATA0__USDHC2_DATA0 0x1d6
|
|
MX8MP_IOMUXC_SD2_DATA1__USDHC2_DATA1 0x1d6
|
|
MX8MP_IOMUXC_SD2_DATA2__USDHC2_DATA2 0x1d6
|
|
MX8MP_IOMUXC_SD2_DATA3__USDHC2_DATA3 0x1d6
|
|
MX8MP_IOMUXC_GPIO1_IO04__USDHC2_VSELECT 0xc1
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2_vmmc: usdhc2-vmmc-grp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SD2_RESET_B__USDHC2_RESET_B 0x1d0
|
|
>;
|
|
};
|
|
|
|
pinctrl_usdhc2_gpio: usdhc2gpiogrp {
|
|
fsl,pins = <
|
|
MX8MP_IOMUXC_SD2_CD_B__GPIO2_IO12 0x1c4
|
|
>;
|
|
};
|
|
};
|