mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-02 09:30:10 +00:00
65cc0e2a65
The rest of the unmigrated CONFIG symbols in the CONFIG_SYS namespace do not easily transition to Kconfig. In many cases they likely should come from the device tree instead. Move these out of CONFIG namespace and in to CFG namespace. Signed-off-by: Tom Rini <trini@konsulko.com> Reviewed-by: Simon Glass <sjg@chromium.org>
174 lines
3.9 KiB
C
174 lines
3.9 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2010 Albert ARIBAUD <albert.u.boot@aribaud.net>
|
|
*
|
|
* Based on original Kirkwood support which is
|
|
* Copyright (C) Marvell International Ltd. and its affiliates
|
|
* Written-by: Prafulla Wadaskar <prafulla@marvell.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <init.h>
|
|
#include <time.h>
|
|
#include <asm/global_data.h>
|
|
#include <asm/io.h>
|
|
#include <linux/delay.h>
|
|
|
|
#define UBOOT_CNTR 0 /* counter to use for uboot timer */
|
|
|
|
/* Timer reload and current value registers */
|
|
struct orion5x_tmr_val {
|
|
u32 reload; /* Timer reload reg */
|
|
u32 val; /* Timer value reg */
|
|
};
|
|
|
|
/* Timer registers */
|
|
struct orion5x_tmr_registers {
|
|
u32 ctrl; /* Timer control reg */
|
|
u32 pad[3];
|
|
struct orion5x_tmr_val tmr[2];
|
|
u32 wdt_reload;
|
|
u32 wdt_val;
|
|
};
|
|
|
|
struct orion5x_tmr_registers *orion5x_tmr_regs =
|
|
(struct orion5x_tmr_registers *)ORION5X_TIMER_BASE;
|
|
|
|
/*
|
|
* ARM Timers Registers Map
|
|
*/
|
|
#define CNTMR_CTRL_REG (&orion5x_tmr_regs->ctrl)
|
|
#define CNTMR_RELOAD_REG(tmrnum) (&orion5x_tmr_regs->tmr[tmrnum].reload)
|
|
#define CNTMR_VAL_REG(tmrnum) (&orion5x_tmr_regs->tmr[tmrnum].val)
|
|
|
|
/*
|
|
* ARM Timers Control Register
|
|
* CPU_TIMERS_CTRL_REG (CTCR)
|
|
*/
|
|
#define CTCR_ARM_TIMER_EN_OFFS(cntr) (cntr * 2)
|
|
#define CTCR_ARM_TIMER_EN_MASK(cntr) (1 << CTCR_ARM_TIMER_EN_OFFS)
|
|
#define CTCR_ARM_TIMER_EN(cntr) (1 << CTCR_ARM_TIMER_EN_OFFS(cntr))
|
|
#define CTCR_ARM_TIMER_DIS(cntr) (0 << CTCR_ARM_TIMER_EN_OFFS(cntr))
|
|
|
|
#define CTCR_ARM_TIMER_AUTO_OFFS(cntr) ((cntr * 2) + 1)
|
|
#define CTCR_ARM_TIMER_AUTO_MASK(cntr) (1 << 1)
|
|
#define CTCR_ARM_TIMER_AUTO_EN(cntr) (1 << CTCR_ARM_TIMER_AUTO_OFFS(cntr))
|
|
#define CTCR_ARM_TIMER_AUTO_DIS(cntr) (0 << CTCR_ARM_TIMER_AUTO_OFFS(cntr))
|
|
|
|
/*
|
|
* ARM Timer\Watchdog Reload Register
|
|
* CNTMR_RELOAD_REG (TRR)
|
|
*/
|
|
#define TRG_ARM_TIMER_REL_OFFS 0
|
|
#define TRG_ARM_TIMER_REL_MASK 0xffffffff
|
|
|
|
/*
|
|
* ARM Timer\Watchdog Register
|
|
* CNTMR_VAL_REG (TVRG)
|
|
*/
|
|
#define TVR_ARM_TIMER_OFFS 0
|
|
#define TVR_ARM_TIMER_MASK 0xffffffff
|
|
#define TVR_ARM_TIMER_MAX 0xffffffff
|
|
#define TIMER_LOAD_VAL 0xffffffff
|
|
|
|
static inline ulong read_timer(void)
|
|
{
|
|
return readl(CNTMR_VAL_REG(UBOOT_CNTR))
|
|
/ (CFG_SYS_TCLK / 1000);
|
|
}
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
#define timestamp gd->arch.tbl
|
|
#define lastdec gd->arch.lastinc
|
|
|
|
static ulong get_timer_masked(void)
|
|
{
|
|
ulong now = read_timer();
|
|
|
|
if (lastdec >= now) {
|
|
/* normal mode */
|
|
timestamp += lastdec - now;
|
|
} else {
|
|
/* we have an overflow ... */
|
|
timestamp += lastdec +
|
|
(TIMER_LOAD_VAL / (CFG_SYS_TCLK / 1000)) - now;
|
|
}
|
|
lastdec = now;
|
|
|
|
return timestamp;
|
|
}
|
|
|
|
ulong get_timer(ulong base)
|
|
{
|
|
return get_timer_masked() - base;
|
|
}
|
|
|
|
static inline ulong uboot_cntr_val(void)
|
|
{
|
|
return readl(CNTMR_VAL_REG(UBOOT_CNTR));
|
|
}
|
|
|
|
void __udelay(unsigned long usec)
|
|
{
|
|
uint current;
|
|
ulong delayticks;
|
|
|
|
current = uboot_cntr_val();
|
|
delayticks = (usec * (CFG_SYS_TCLK / 1000000));
|
|
|
|
if (current < delayticks) {
|
|
delayticks -= current;
|
|
while (uboot_cntr_val() < current)
|
|
;
|
|
while ((TIMER_LOAD_VAL - delayticks) < uboot_cntr_val())
|
|
;
|
|
} else {
|
|
while (uboot_cntr_val() > (current - delayticks))
|
|
;
|
|
}
|
|
}
|
|
|
|
/*
|
|
* init the counter
|
|
*/
|
|
int timer_init(void)
|
|
{
|
|
unsigned int cntmrctrl;
|
|
|
|
/* load value into timer */
|
|
writel(TIMER_LOAD_VAL, CNTMR_RELOAD_REG(UBOOT_CNTR));
|
|
writel(TIMER_LOAD_VAL, CNTMR_VAL_REG(UBOOT_CNTR));
|
|
|
|
/* enable timer in auto reload mode */
|
|
cntmrctrl = readl(CNTMR_CTRL_REG);
|
|
cntmrctrl |= CTCR_ARM_TIMER_EN(UBOOT_CNTR);
|
|
cntmrctrl |= CTCR_ARM_TIMER_AUTO_EN(UBOOT_CNTR);
|
|
writel(cntmrctrl, CNTMR_CTRL_REG);
|
|
return 0;
|
|
}
|
|
|
|
void timer_init_r(void)
|
|
{
|
|
/* init the timestamp and lastdec value */
|
|
lastdec = read_timer();
|
|
timestamp = 0;
|
|
}
|
|
|
|
/*
|
|
* This function is derived from PowerPC code (read timebase as long long).
|
|
* On ARM it just returns the timer value.
|
|
*/
|
|
unsigned long long get_ticks(void)
|
|
{
|
|
return get_timer(0);
|
|
}
|
|
|
|
/*
|
|
* This function is derived from PowerPC code (timebase clock frequency).
|
|
* On ARM it returns the number of timer ticks per second.
|
|
*/
|
|
ulong get_tbclk(void)
|
|
{
|
|
return (ulong)CONFIG_SYS_HZ;
|
|
}
|