mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-29 08:01:08 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
132 lines
3.4 KiB
C
132 lines
3.4 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/**
|
|
* Copyright 2013 Freescale Semiconductor
|
|
* Author: Mingkai Hu <Mingkai.hu@freescale.com>
|
|
* Po Liu <Po.Liu@freescale.com>
|
|
*
|
|
* This file provides support for the board-specific CPLD used on some Freescale
|
|
* reference boards.
|
|
*
|
|
* The following macros need to be defined:
|
|
*
|
|
* CONFIG_SYS_CPLD_BASE - The virtual address of the base of the
|
|
* CPLD register map
|
|
*
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <asm/io.h>
|
|
|
|
#include "cpld.h"
|
|
/**
|
|
* Set the boot bank to the alternate bank
|
|
*/
|
|
void cpld_set_altbank(u8 banksel)
|
|
{
|
|
struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE);
|
|
u8 reg11;
|
|
|
|
reg11 = in_8(&cpld_data->flhcsr);
|
|
|
|
switch (banksel) {
|
|
case 1:
|
|
out_8(&cpld_data->flhcsr, (reg11 & CPLD_BANKSEL_MASK)
|
|
| CPLD_BANKSEL_EN | CPLD_SELECT_BANK1);
|
|
break;
|
|
case 2:
|
|
out_8(&cpld_data->flhcsr, (reg11 & CPLD_BANKSEL_MASK)
|
|
| CPLD_BANKSEL_EN | CPLD_SELECT_BANK2);
|
|
break;
|
|
case 3:
|
|
out_8(&cpld_data->flhcsr, (reg11 & CPLD_BANKSEL_MASK)
|
|
| CPLD_BANKSEL_EN | CPLD_SELECT_BANK3);
|
|
break;
|
|
case 4:
|
|
out_8(&cpld_data->flhcsr, (reg11 & CPLD_BANKSEL_MASK)
|
|
| CPLD_BANKSEL_EN | CPLD_SELECT_BANK4);
|
|
break;
|
|
default:
|
|
printf("Invalid value! [1-4]\n");
|
|
return;
|
|
}
|
|
|
|
udelay(100);
|
|
do_reset(NULL, 0, 0, NULL);
|
|
}
|
|
|
|
/**
|
|
* Set the boot bank to the default bank
|
|
*/
|
|
void cpld_set_defbank(void)
|
|
{
|
|
cpld_set_altbank(4);
|
|
}
|
|
|
|
#ifdef DEBUG
|
|
static void cpld_dump_regs(void)
|
|
{
|
|
struct cpld_data *cpld_data = (void *)(CONFIG_SYS_CPLD_BASE);
|
|
|
|
printf("chipid1 = 0x%02x\n", in_8(&cpld_data->chipid1));
|
|
printf("chipid2 = 0x%02x\n", in_8(&cpld_data->chipid2));
|
|
printf("hwver = 0x%02x\n", in_8(&cpld_data->hwver));
|
|
printf("cpldver = 0x%02x\n", in_8(&cpld_data->cpldver));
|
|
printf("rstcon = 0x%02x\n", in_8(&cpld_data->rstcon));
|
|
printf("flhcsr = 0x%02x\n", in_8(&cpld_data->flhcsr));
|
|
printf("wdcsr = 0x%02x\n", in_8(&cpld_data->wdcsr));
|
|
printf("wdkick = 0x%02x\n", in_8(&cpld_data->wdkick));
|
|
printf("fancsr = 0x%02x\n", in_8(&cpld_data->fancsr));
|
|
printf("ledcsr = 0x%02x\n", in_8(&cpld_data->ledcsr));
|
|
printf("misc = 0x%02x\n", in_8(&cpld_data->misccsr));
|
|
printf("bootor = 0x%02x\n", in_8(&cpld_data->bootor));
|
|
printf("bootcfg1 = 0x%02x\n", in_8(&cpld_data->bootcfg1));
|
|
printf("bootcfg2 = 0x%02x\n", in_8(&cpld_data->bootcfg2));
|
|
printf("bootcfg3 = 0x%02x\n", in_8(&cpld_data->bootcfg3));
|
|
printf("bootcfg4 = 0x%02x\n", in_8(&cpld_data->bootcfg4));
|
|
putc('\n');
|
|
}
|
|
#endif
|
|
|
|
#ifndef CONFIG_SPL_BUILD
|
|
int cpld_cmd(cmd_tbl_t *cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
int rc = 0;
|
|
unsigned char value;
|
|
|
|
if (argc <= 1)
|
|
return cmd_usage(cmdtp);
|
|
|
|
if (strcmp(argv[1], "reset") == 0) {
|
|
if (!strcmp(argv[2], "altbank") && argv[3]) {
|
|
value = (u8)simple_strtoul(argv[3], NULL, 16);
|
|
cpld_set_altbank(value);
|
|
} else if (!argv[2])
|
|
cpld_set_defbank();
|
|
else
|
|
cmd_usage(cmdtp);
|
|
#ifdef DEBUG
|
|
} else if (strcmp(argv[1], "dump") == 0) {
|
|
cpld_dump_regs();
|
|
#endif
|
|
} else
|
|
rc = cmd_usage(cmdtp);
|
|
|
|
return rc;
|
|
}
|
|
|
|
U_BOOT_CMD(
|
|
cpld_cmd, CONFIG_SYS_MAXARGS, 1, cpld_cmd,
|
|
"Reset the board using the CPLD sequencer",
|
|
"reset - hard reset to default bank 4\n"
|
|
"cpld_cmd reset altbank [bank]- reset to alternate bank\n"
|
|
" - [bank] bank value select 1-4\n"
|
|
" - bank 1 on the flash 0x0000000~0x0ffffff\n"
|
|
" - bank 2 on the flash 0x1000000~0x1ffffff\n"
|
|
" - bank 3 on the flash 0x2000000~0x2ffffff\n"
|
|
" - bank 4 on the flash 0x3000000~0x3ffffff\n"
|
|
#ifdef DEBUG
|
|
"cpld_cmd dump - display the CPLD registers\n"
|
|
#endif
|
|
);
|
|
#endif
|