mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 10:48:51 +00:00
54693cbdca
This prevents the following boot-time message on any board where only the first DC is in use, yet the DC's DT node is enabled: stdio_add_devices: Video device failed (ret=-22) (This happens on at least Harmony, Ventana, and likely any other Tegra20 board with display enabled other than Seaboard). The Tegra DC's DT node represents a display controller. It may itself drive an integrated RGB display output, or be used by some other display controller such as HDMI. For this reason the DC node itself is not enabled/disabled in DT; the DC itself is considered a shared resource, not the final (board-specific) display output. The node should instantiate a display output driver only if the rgb subnode is enabled. Other output drivers are free to use the DC if they are enabled and their DT node references the DC's DT node. Adapt the Tegra display drivers' bind() routine to only bind to the DC's DT node if the RGB subnode is enabled. Now that the display driver does the right thing, remove the workaround for this issue from Seaboard's DT file. Cc: Thierry Reding <treding@nvidia.com> Signed-off-by: Stephen Warren <swarren@nvidia.com> Acked-by: Thierry Reding <treding@nvidia.com> Reviewed-by: Simon Glass <sjg@chromium.org>
227 lines
5.8 KiB
Text
227 lines
5.8 KiB
Text
/dts-v1/;
|
|
|
|
#include "tegra20.dtsi"
|
|
|
|
/ {
|
|
model = "NVIDIA Seaboard";
|
|
compatible = "nvidia,seaboard", "nvidia,tegra20";
|
|
|
|
chosen {
|
|
bootargs = "vmalloc=192M video=tegrafb console=ttyS0,115200n8 root=/dev/mmcblk1p3 rw rootwait";
|
|
};
|
|
|
|
chosen {
|
|
stdout-path = &uartd;
|
|
};
|
|
|
|
aliases {
|
|
/* This defines the order of our ports */
|
|
usb0 = "/usb@c5008000";
|
|
usb1 = "/usb@c5000000";
|
|
i2c0 = "/i2c@7000d000";
|
|
i2c1 = "/i2c@7000c000";
|
|
i2c2 = "/i2c@7000c400";
|
|
i2c3 = "/i2c@7000c500";
|
|
sdhci0 = "/sdhci@c8000600";
|
|
sdhci1 = "/sdhci@c8000400";
|
|
};
|
|
|
|
memory {
|
|
device_type = "memory";
|
|
reg = < 0x00000000 0x40000000 >;
|
|
};
|
|
|
|
host1x@50000000 {
|
|
status = "okay";
|
|
dc@54200000 {
|
|
status = "okay";
|
|
rgb {
|
|
status = "okay";
|
|
nvidia,panel = <&lcd_panel>;
|
|
};
|
|
};
|
|
};
|
|
|
|
/* This is not used in U-Boot, but is expected to be in kernel .dts */
|
|
i2c@7000d000 {
|
|
status = "okay";
|
|
clock-frequency = <100000>;
|
|
pmic@34 {
|
|
compatible = "ti,tps6586x";
|
|
reg = <0x34>;
|
|
|
|
clk_32k: clock {
|
|
compatible = "fixed-clock";
|
|
/*
|
|
* leave out for now due to CPP:
|
|
* #clock-cells = <0>;
|
|
*/
|
|
clock-frequency = <32768>;
|
|
};
|
|
};
|
|
};
|
|
|
|
serial@70006300 {
|
|
clock-frequency = < 216000000 >;
|
|
};
|
|
|
|
nand-controller@70008000 {
|
|
nvidia,wp-gpios = <&gpio TEGRA_GPIO(H, 3) GPIO_ACTIVE_HIGH>;
|
|
nvidia,width = <8>;
|
|
nvidia,timing = <26 100 20 80 20 10 12 10 70>;
|
|
nand@0 {
|
|
reg = <0>;
|
|
compatible = "hynix,hy27uf4g2b", "nand-flash";
|
|
};
|
|
};
|
|
|
|
i2c@7000c000 {
|
|
status = "okay";
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
i2c@7000c400 {
|
|
status = "okay";
|
|
};
|
|
|
|
i2c@7000c500 {
|
|
status = "okay";
|
|
clock-frequency = <100000>;
|
|
};
|
|
|
|
kbc@7000e200 {
|
|
status = "okay";
|
|
linux,keymap = <0x00020011 0x0003001f 0x0004001e 0x0005002c
|
|
0x000701d0 0x0107007d 0x02060064 0x02070038 0x03000006
|
|
0x03010005 0x03020013 0x03030012 0x03040021 0x03050020
|
|
0x0306002d 0x04000008 0x04010007 0x04020014 0x04030023
|
|
0x04040022 0x0405002f 0x0406002e 0x04070039 0x0500000a
|
|
0x05010009 0x05020016 0x05030015 0x05040024 0x05050031
|
|
0x05060030 0x0507002b 0x0600000c 0x0601000b 0x06020018
|
|
0x06030017 0x06040026 0x06050025 0x06060033 0x06070032
|
|
0x0701000d 0x0702001b 0x0703001c 0x0707008b 0x08040036
|
|
0x0805002a 0x09050061 0x0907001d 0x0b00001a 0x0b010019
|
|
0x0b020028 0x0b030027 0x0b040035 0x0b050034 0x0c000044
|
|
0x0c010043 0x0c02000e 0x0c030004 0x0c040003 0x0c050067
|
|
0x0c0600d2 0x0c070077 0x0d00006e 0x0d01006f 0x0d030068
|
|
0x0d04006d 0x0d05006a 0x0d06006c 0x0d070069 0x0e000057
|
|
0x0e010058 0x0e020042 0x0e030010 0x0e04003e 0x0e05003d
|
|
0x0e060002 0x0e070041 0x0f000001 0x0f010029 0x0f02003f
|
|
0x0f03000f 0x0f04003b 0x0f05003c 0x0f06003a 0x0f070040
|
|
0x14000047 0x15000049 0x15010048 0x1502004b 0x1504004f
|
|
0x16010062 0x1602004d 0x1603004c 0x16040051 0x16050050
|
|
0x16070052 0x1b010037 0x1b03004a 0x1b04004e 0x1b050053
|
|
0x1c050073 0x1d030066 0x1d04006b 0x1d0500e0 0x1d060072
|
|
0x1d0700e1 0x1e000045 0x1e010046 0x1e020071
|
|
0x1f04008a>;
|
|
linux,fn-keymap = <0x05040002>;
|
|
};
|
|
|
|
emc@7000f400 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
emc-table@190000 {
|
|
reg = < 190000 >;
|
|
compatible = "nvidia,tegra20-emc-table";
|
|
clock-frequency = < 190000 >;
|
|
nvidia,emc-registers = < 0x0000000c 0x00000026
|
|
0x00000009 0x00000003 0x00000004 0x00000004
|
|
0x00000002 0x0000000c 0x00000003 0x00000003
|
|
0x00000002 0x00000001 0x00000004 0x00000005
|
|
0x00000004 0x00000009 0x0000000d 0x0000059f
|
|
0x00000000 0x00000003 0x00000003 0x00000003
|
|
0x00000003 0x00000001 0x0000000b 0x000000c8
|
|
0x00000003 0x00000007 0x00000004 0x0000000f
|
|
0x00000002 0x00000000 0x00000000 0x00000002
|
|
0x00000000 0x00000000 0x00000083 0xa06204ae
|
|
0x007dc010 0x00000000 0x00000000 0x00000000
|
|
0x00000000 0x00000000 0x00000000 0x00000000 >;
|
|
};
|
|
emc-table@380000 {
|
|
reg = < 380000 >;
|
|
compatible = "nvidia,tegra20-emc-table";
|
|
clock-frequency = < 380000 >;
|
|
nvidia,emc-registers = < 0x00000017 0x0000004b
|
|
0x00000012 0x00000006 0x00000004 0x00000005
|
|
0x00000003 0x0000000c 0x00000006 0x00000006
|
|
0x00000003 0x00000001 0x00000004 0x00000005
|
|
0x00000004 0x00000009 0x0000000d 0x00000b5f
|
|
0x00000000 0x00000003 0x00000003 0x00000006
|
|
0x00000006 0x00000001 0x00000011 0x000000c8
|
|
0x00000003 0x0000000e 0x00000007 0x0000000f
|
|
0x00000002 0x00000000 0x00000000 0x00000002
|
|
0x00000000 0x00000000 0x00000083 0xe044048b
|
|
0x007d8010 0x00000000 0x00000000 0x00000000
|
|
0x00000000 0x00000000 0x00000000 0x00000000 >;
|
|
};
|
|
};
|
|
|
|
usb@c5000000 {
|
|
status = "okay";
|
|
nvidia,vbus-gpio = <&gpio TEGRA_GPIO(D, 0) GPIO_ACTIVE_HIGH>;
|
|
dr_mode = "otg";
|
|
};
|
|
|
|
usb@c5004000 {
|
|
status = "disabled";
|
|
};
|
|
|
|
usb@c5008000 {
|
|
status = "okay";
|
|
};
|
|
|
|
sdhci@c8000400 {
|
|
status = "okay";
|
|
cd-gpios = <&gpio TEGRA_GPIO(I, 5) GPIO_ACTIVE_LOW>;
|
|
wp-gpios = <&gpio TEGRA_GPIO(H, 1) GPIO_ACTIVE_HIGH>;
|
|
power-gpios = <&gpio TEGRA_GPIO(I, 6) GPIO_ACTIVE_HIGH>;
|
|
bus-width = <4>;
|
|
};
|
|
|
|
sdhci@c8000600 {
|
|
status = "okay";
|
|
bus-width = <8>;
|
|
};
|
|
|
|
clocks {
|
|
compatible = "simple-bus";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
clk32k_in: clock@0 {
|
|
compatible = "fixed-clock";
|
|
reg=<0>;
|
|
#clock-cells = <0>;
|
|
clock-frequency = <32768>;
|
|
};
|
|
};
|
|
|
|
pwm: pwm@7000a000 {
|
|
status = "okay";
|
|
};
|
|
|
|
lcd_panel: panel {
|
|
/* Seaboard has 1366x768 */
|
|
clock = <70600000>;
|
|
xres = <1366>;
|
|
yres = <768>;
|
|
left-margin = <58>;
|
|
right-margin = <58>;
|
|
hsync-len = <58>;
|
|
lower-margin = <4>;
|
|
upper-margin = <4>;
|
|
vsync-len = <4>;
|
|
hsync-active-high;
|
|
nvidia,bits-per-pixel = <16>;
|
|
nvidia,pwm = <&pwm 2 0>;
|
|
nvidia,backlight-enable-gpios = <&gpio TEGRA_GPIO(D, 4)
|
|
GPIO_ACTIVE_HIGH>;
|
|
nvidia,lvds-shutdown-gpios = <&gpio TEGRA_GPIO(B, 2)
|
|
GPIO_ACTIVE_HIGH>;
|
|
nvidia,backlight-vdd-gpios = <&gpio TEGRA_GPIO(W, 0)
|
|
GPIO_ACTIVE_HIGH>;
|
|
nvidia,panel-vdd-gpios = <&gpio TEGRA_GPIO(C, 6)
|
|
GPIO_ACTIVE_HIGH>;
|
|
nvidia,panel-timings = <400 4 203 17 15>;
|
|
};
|
|
};
|