mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
aee0013e53
Currently by running the following test: => setenv bootcmd reset => save => reset , we observe a hang after approximately 20-30 minutes of stress reboot test. Investigation of this issue revealed that when a single DDR chip select is used, the hang does not happen. It only happens when the two chip selects are active. MX53 reference manual states at "28.6.2 Memory ZQ calibration sequence": "The controller must keep the memory lines quiet (except for CK) for the ZQ calibration time as defined in the Jedec (512 cycles for ZQCL after reset, 256 for other ZQCL and 64 for ZQCS)." According to the SDE_0 and SDE_1 bit descriptions from register ESDCTL_ESDCTL: "Writing 1 to SDE0 or SDE1 will initiate power up delays as JEDEC defines. Power up delays are a function of the configured memory type (DDR2/DDR3/LPDDR2)" So make sure to activate one chip select at time (CS0 first and then CS1 later), so that the required JEDEC delay is respected for each chip select. With this change applied the board has gone through three days of reboot stress test without any hang. Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com> Acked-by: Stefano Babic <sbabic@denx.de>
84 lines
2.2 KiB
INI
84 lines
2.2 KiB
INI
/*
|
|
* Copyright (C) 2011 Freescale Semiconductor, Inc.
|
|
* Jason Liu <r64343@freescale.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*
|
|
* Refer doc/README.imximage for more details about how-to configure
|
|
* and create imximage boot image
|
|
*
|
|
* The syntax is taken as close as possible with the kwbimage
|
|
*/
|
|
|
|
/* image version */
|
|
IMAGE_VERSION 2
|
|
|
|
/*
|
|
* Boot Device : one of
|
|
* spi, sd (the board has no nand neither onenand)
|
|
*/
|
|
BOOT_FROM sd
|
|
|
|
/*
|
|
* Device Configuration Data (DCD)
|
|
*
|
|
* Each entry must have the format:
|
|
* Addr-type Address Value
|
|
*
|
|
* where:
|
|
* Addr-type register length (1,2 or 4 bytes)
|
|
* Address absolute address of the register
|
|
* value value to be stored in the register
|
|
*/
|
|
DATA 4 0x53fa8554 0x00300000
|
|
DATA 4 0x53fa8558 0x00300040
|
|
DATA 4 0x53fa8560 0x00300000
|
|
DATA 4 0x53fa8564 0x00300040
|
|
DATA 4 0x53fa8568 0x00300040
|
|
DATA 4 0x53fa8570 0x00300000
|
|
DATA 4 0x53fa8574 0x00300000
|
|
DATA 4 0x53fa8578 0x00300000
|
|
DATA 4 0x53fa857c 0x00300040
|
|
DATA 4 0x53fa8580 0x00300040
|
|
DATA 4 0x53fa8584 0x00300000
|
|
DATA 4 0x53fa8588 0x00300000
|
|
DATA 4 0x53fa8590 0x00300040
|
|
DATA 4 0x53fa8594 0x00300000
|
|
DATA 4 0x53fa86f0 0x00300000
|
|
DATA 4 0x53fa86f4 0x00000000
|
|
DATA 4 0x53fa86fc 0x00000000
|
|
DATA 4 0x53fa8714 0x00000000
|
|
DATA 4 0x53fa8718 0x00300000
|
|
DATA 4 0x53fa871c 0x00300000
|
|
DATA 4 0x53fa8720 0x00300000
|
|
DATA 4 0x53fa8724 0x04000000
|
|
DATA 4 0x53fa8728 0x00300000
|
|
DATA 4 0x53fa872c 0x00300000
|
|
DATA 4 0x63fd9088 0x35343535
|
|
DATA 4 0x63fd9090 0x4d444c44
|
|
DATA 4 0x63fd907c 0x01370138
|
|
DATA 4 0x63fd9080 0x013b013c
|
|
DATA 4 0x63fd9018 0x00011740
|
|
DATA 4 0x63fd9000 0x83190000
|
|
DATA 4 0x63fd900c 0x9f5152e3
|
|
DATA 4 0x63fd9010 0xb68e8a63
|
|
DATA 4 0x63fd9014 0x01ff00db
|
|
DATA 4 0x63fd902c 0x000026d2
|
|
DATA 4 0x63fd9030 0x009f0e21
|
|
DATA 4 0x63fd9008 0x12273030
|
|
DATA 4 0x63fd9004 0x0002002d
|
|
DATA 4 0x63fd901c 0x00008032
|
|
DATA 4 0x63fd901c 0x00008033
|
|
DATA 4 0x63fd901c 0x00028031
|
|
DATA 4 0x63fd901c 0x052080b0
|
|
DATA 4 0x63fd901c 0x04008040
|
|
DATA 4 0x63fd9000 0xc3190000
|
|
DATA 4 0x63fd901c 0x0000803a
|
|
DATA 4 0x63fd901c 0x0000803b
|
|
DATA 4 0x63fd901c 0x00028039
|
|
DATA 4 0x63fd901c 0x05208138
|
|
DATA 4 0x63fd901c 0x04008048
|
|
DATA 4 0x63fd9020 0x00005800
|
|
DATA 4 0x63fd9040 0x05380003
|
|
DATA 4 0x63fd9058 0x00022227
|
|
DATA 4 0x63fd901c 0x00000000
|