mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-26 14:40:41 +00:00
83d290c56f
When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
37 lines
878 B
C
37 lines
878 B
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (c) 2013-2014, NVIDIA CORPORATION. All rights reserved.
|
|
*/
|
|
|
|
/* Tegra cache routines */
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <asm/arch-tegra/ap.h>
|
|
#include <asm/arch/gp_padctrl.h>
|
|
|
|
#ifndef CONFIG_ARM64
|
|
void config_cache(void)
|
|
{
|
|
u32 reg = 0;
|
|
|
|
/* enable SMP mode and FW for CPU0, by writing to Auxiliary Ctl reg */
|
|
asm volatile(
|
|
"mrc p15, 0, r0, c1, c0, 1\n"
|
|
"orr r0, r0, #0x41\n"
|
|
"mcr p15, 0, r0, c1, c0, 1\n");
|
|
|
|
/* Currently, only Tegra114+ needs this L2 cache change to boot Linux */
|
|
if (tegra_get_chip() < CHIPID_TEGRA114)
|
|
return;
|
|
|
|
/*
|
|
* Systems with an architectural L2 cache must not use the PL310.
|
|
* Config L2CTLR here for a data RAM latency of 3 cycles.
|
|
*/
|
|
asm("mrc p15, 1, %0, c9, c0, 2" : : "r" (reg));
|
|
reg &= ~7;
|
|
reg |= 2;
|
|
asm("mcr p15, 1, %0, c9, c0, 2" : : "r" (reg));
|
|
}
|
|
#endif
|