mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-04 18:41:03 +00:00
6d35682fb6
CPSW node needs PHY, MDIO, pinmux, DMA and INTC nodes. main_conf is required for phy_gmii_sel. Mark them as 'bootph-all' so they are available in all pre-relocation phases. Fixes the below dts warnings: <stdout>: Warning (reg_format): /bus@f0000/syscon@100000/phy@4044:reg: property has invalid length (8 bytes) (#address-cells == 2, #size-cells == 1) <stdout>: Warning (reg_format): /bus@f0000/ethernet@8000000/ethernet-ports/port@1:reg: property has invalid length (4 bytes) (#address-cells == 2, #size-cells == 1) <stdout>: Warning (unit_address_vs_reg): /bus@f0000/syscon@100000: node has a unit name, but no reg or ranges property <stdout>: Warning (pci_device_reg): Failed prerequisite 'reg_format' <stdout>: Warning (pci_device_bus_num): Failed prerequisite 'reg_format' <stdout>: Warning (simple_bus_reg): Failed prerequisite 'reg_format' <stdout>: Warning (i2c_bus_reg): Failed prerequisite 'reg_format' <stdout>: Warning (spi_bus_reg): Failed prerequisite 'reg_format' <stdout>: Warning (avoid_default_addr_size): /bus@f0000/syscon@100000/phy@4044: Relying on default #address-cells value <stdout>: Warning (avoid_default_addr_size): /bus@f0000/syscon@100000/phy@4044: Relying on default #size-cells value <stdout>: Warning (avoid_default_addr_size): /bus@f0000/ethernet@8000000/ethernet-ports/port@1: Relying on default #address-cells value <stdout>: Warning (avoid_default_addr_size): /bus@f0000/ethernet@8000000/ethernet-ports/port@1: Relying on default #size-cells value <stdout>: Warning (avoid_unnecessary_addr_size): Failed prerequisite 'avoid_default_addr_size' <stdout>: Warning (unique_unit_address): Failed prerequisite 'avoid_default_addr_size' Signed-off-by: Roger Quadros <rogerq@kernel.org> Reviewed-by: Nishanth Menon <nm@ti.com>
170 lines
1.6 KiB
Text
170 lines
1.6 KiB
Text
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Common AM625 SK dts file for SPLs
|
|
* Copyright (C) 2021-2022 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#include "k3-am625-sk-binman.dtsi"
|
|
|
|
/ {
|
|
chosen {
|
|
stdout-path = "serial2:115200n8";
|
|
tick-timer = &main_timer0;
|
|
};
|
|
|
|
aliases {
|
|
mmc1 = &sdhci1;
|
|
};
|
|
|
|
memory@80000000 {
|
|
bootph-all;
|
|
};
|
|
};
|
|
|
|
&main_conf {
|
|
bootph-all;
|
|
};
|
|
|
|
&cbass_main {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_timer0 {
|
|
clock-frequency = <25000000>;
|
|
bootph-all;
|
|
};
|
|
|
|
&dmss {
|
|
bootph-all;
|
|
};
|
|
|
|
&secure_proxy_main {
|
|
bootph-all;
|
|
};
|
|
|
|
&dmsc {
|
|
bootph-all;
|
|
};
|
|
|
|
&k3_pds {
|
|
bootph-all;
|
|
};
|
|
|
|
&k3_clks {
|
|
bootph-all;
|
|
};
|
|
|
|
&k3_reset {
|
|
bootph-all;
|
|
};
|
|
|
|
&wkup_conf {
|
|
bootph-all;
|
|
};
|
|
|
|
&chipid {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_pmx0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_uart0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_uart0_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&cbass_mcu {
|
|
bootph-all;
|
|
};
|
|
|
|
&cbass_wakeup {
|
|
bootph-all;
|
|
};
|
|
|
|
&mcu_pmx0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&sdhci1 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_mmc1_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&fss {
|
|
bootph-all;
|
|
};
|
|
|
|
&ospi0_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&ospi0 {
|
|
bootph-all;
|
|
|
|
flash@0 {
|
|
bootph-all;
|
|
|
|
partitions {
|
|
bootph-all;
|
|
|
|
partition@3fc0000 {
|
|
bootph-all;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&inta_main_dmss {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_pktdma {
|
|
bootph-all;
|
|
};
|
|
|
|
&cpsw3g_mdio {
|
|
bootph-all;
|
|
};
|
|
|
|
&cpsw3g_phy0 {
|
|
bootph-all;
|
|
};
|
|
|
|
&cpsw3g_phy1 {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_rgmii1_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&main_rgmii2_pins_default {
|
|
bootph-all;
|
|
};
|
|
|
|
&phy_gmii_sel {
|
|
bootph-all;
|
|
};
|
|
|
|
&cpsw3g {
|
|
bootph-all;
|
|
ethernet-ports {
|
|
bootph-all;
|
|
};
|
|
};
|
|
|
|
&cpsw_port1 {
|
|
bootph-all;
|
|
};
|
|
|
|
&cpsw_port2 {
|
|
status = "disabled";
|
|
};
|