mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-15 01:17:39 +00:00
b5e01eecc8
GP EVM has 1GB DDR3 attached(Part no: MT41K512M8RH). Adding details for the same. Below is the brief description of DDR3 init sequence(SW leveling): -> Enable VTT regulator -> Configure VTP -> Configure DDR IO settings -> Disable initialization and refreshes until EMIF registers are programmed. -> Program Timing registers -> Program leveling registers -> Program PHY control and Temp alert and ZQ config registers. -> Enable initialization and refreshes and configure SDRAM CONFIG register Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com> |
||
---|---|---|
.. | ||
abb.c | ||
boot-common.c | ||
clocks-common.c | ||
config.mk | ||
emif-common.c | ||
hwinit-common.c | ||
lowlevel_init.S | ||
Makefile | ||
mem-common.c | ||
pipe3-phy.c | ||
pipe3-phy.h | ||
reset.c | ||
sata.c | ||
timer.c | ||
u-boot-spl.lds | ||
utils.c | ||
vc.c |