mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-06 05:04:26 +00:00
82a3c9ef20
Linux uses the prefix "ethernet" whereas u-boot uses "eth". This is from
the linux tree:
$ grep "eth[0-9].*=.*&" arch/**/*dts{,i}|wc -l
0
$ grep "ethernet[0-9].*=.*&" arch/**/*dts{,i}|wc -l
633
In u-boot device trees both prefixes are used. Until recently the only
user of the ethernet alias was the sandbox test device tree. This
changed with commit fc054d563b ("net: Introduce DSA class for Ethernet
switches"). There, the MAC addresses are inherited based on the devices
sequence IDs which is in turn given by the device tree.
Before there are more users in u-boot and both worlds will differ even
more, rename the alias prefix to "ethernet" to match the linux ones.
Also adapt the test cases and rename any old aliases in the u-boot
device trees.
Cc: David Wu <david.wu@rock-chips.com>
Signed-off-by: Michael Walle <michael@walle.cc>
Reviewed-by: Fabio Estevam <festevam@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
203 lines
2.4 KiB
Text
203 lines
2.4 KiB
Text
// SPDX-License-Identifier: GPL-2.0+ OR X11
|
|
/*
|
|
* NXP ls1028ARDB device tree source
|
|
*
|
|
* Copyright 2019 NXP
|
|
*
|
|
*/
|
|
|
|
/dts-v1/;
|
|
|
|
#include "fsl-ls1028a.dtsi"
|
|
|
|
/ {
|
|
model = "NXP Layerscape 1028a RDB Board";
|
|
compatible = "fsl,ls1028a-rdb", "fsl,ls1028a";
|
|
aliases {
|
|
spi0 = &fspi;
|
|
ethernet0 = &enetc0;
|
|
ethernet1 = &enetc2;
|
|
ethernet2 = &mscc_felix_port0;
|
|
ethernet3 = &mscc_felix_port1;
|
|
ethernet4 = &mscc_felix_port2;
|
|
ethernet5 = &mscc_felix_port3;
|
|
};
|
|
};
|
|
|
|
&dspi0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&dspi1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&dspi2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&esdhc0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&esdhc1 {
|
|
status = "okay";
|
|
mmc-hs200-1_8v;
|
|
};
|
|
|
|
&fspi {
|
|
status = "okay";
|
|
|
|
mt35xu02g0: flash@0 {
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
compatible = "jedec,spi-nor";
|
|
spi-max-frequency = <50000000>;
|
|
reg = <0>;
|
|
spi-rx-bus-width = <8>;
|
|
spi-tx-bus-width = <1>;
|
|
};
|
|
};
|
|
|
|
&i2c0 {
|
|
status = "okay";
|
|
u-boot,dm-pre-reloc;
|
|
|
|
i2c-mux@77 {
|
|
|
|
compatible = "nxp,pca9547";
|
|
reg = <0x77>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
i2c@3 {
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
reg = <0x3>;
|
|
|
|
rtc@51 {
|
|
compatible = "pcf2127-rtc";
|
|
reg = <0x51>;
|
|
};
|
|
};
|
|
};
|
|
};
|
|
|
|
&i2c1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c4 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c5 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c6 {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c7 {
|
|
status = "okay";
|
|
};
|
|
|
|
&sata {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial0 {
|
|
status = "okay";
|
|
};
|
|
|
|
&serial1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb1 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usb2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&enetc0 {
|
|
status = "okay";
|
|
phy-mode = "sgmii";
|
|
phy-handle = <&rdb_phy0>;
|
|
};
|
|
|
|
&enetc2 {
|
|
status = "okay";
|
|
};
|
|
|
|
&mscc_felix {
|
|
status = "okay";
|
|
};
|
|
|
|
&mscc_felix_port0 {
|
|
label = "swp0";
|
|
phy-handle = <&sw_phy0>;
|
|
phy-mode = "qsgmii";
|
|
status = "okay";
|
|
};
|
|
|
|
&mscc_felix_port1 {
|
|
label = "swp1";
|
|
phy-handle = <&sw_phy1>;
|
|
phy-mode = "qsgmii";
|
|
status = "okay";
|
|
};
|
|
|
|
&mscc_felix_port2 {
|
|
label = "swp2";
|
|
phy-handle = <&sw_phy2>;
|
|
phy-mode = "qsgmii";
|
|
status = "okay";
|
|
};
|
|
|
|
&mscc_felix_port3 {
|
|
label = "swp3";
|
|
phy-handle = <&sw_phy3>;
|
|
phy-mode = "qsgmii";
|
|
status = "okay";
|
|
};
|
|
|
|
&mscc_felix_port4 {
|
|
ethernet = <&enetc2>;
|
|
status = "okay";
|
|
};
|
|
|
|
&mdio0 {
|
|
status = "okay";
|
|
rdb_phy0: phy@2 {
|
|
reg = <2>;
|
|
};
|
|
|
|
/* VSC8514 QSGMII PHY */
|
|
sw_phy0: phy@10 {
|
|
reg = <0x10>;
|
|
};
|
|
|
|
sw_phy1: phy@11 {
|
|
reg = <0x11>;
|
|
};
|
|
|
|
sw_phy2: phy@12 {
|
|
reg = <0x12>;
|
|
};
|
|
|
|
sw_phy3: phy@13 {
|
|
reg = <0x13>;
|
|
};
|
|
};
|