mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-11 05:42:58 +00:00
2fd1dc5593
Move Stratix10 and Agilex system manager common code to system_manager_soc64.h. Changed macros to use SYSMGR_SOC64_*. Signed-off-by: Ley Foon Tan <ley.foon.tan@intel.com> Reviewed-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
107 lines
3.2 KiB
C
107 lines
3.2 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2016-2019 Intel Corporation <www.intel.com>
|
|
*
|
|
*/
|
|
|
|
#include <asm/io.h>
|
|
#include <common.h>
|
|
#include <asm/arch/firewall.h>
|
|
#include <asm/arch/system_manager.h>
|
|
|
|
static void firewall_l4_per_disable(void)
|
|
{
|
|
const struct socfpga_firwall_l4_per *firwall_l4_per_base =
|
|
(struct socfpga_firwall_l4_per *)SOCFPGA_FIREWALL_L4_PER;
|
|
u32 i;
|
|
const u32 *addr[] = {
|
|
&firwall_l4_per_base->nand,
|
|
&firwall_l4_per_base->nand_data,
|
|
&firwall_l4_per_base->usb0,
|
|
&firwall_l4_per_base->usb1,
|
|
&firwall_l4_per_base->spim0,
|
|
&firwall_l4_per_base->spim1,
|
|
&firwall_l4_per_base->emac0,
|
|
&firwall_l4_per_base->emac1,
|
|
&firwall_l4_per_base->emac2,
|
|
&firwall_l4_per_base->sdmmc,
|
|
&firwall_l4_per_base->gpio0,
|
|
&firwall_l4_per_base->gpio1,
|
|
&firwall_l4_per_base->i2c0,
|
|
&firwall_l4_per_base->i2c1,
|
|
&firwall_l4_per_base->i2c2,
|
|
&firwall_l4_per_base->i2c3,
|
|
&firwall_l4_per_base->i2c4,
|
|
&firwall_l4_per_base->timer0,
|
|
&firwall_l4_per_base->timer1,
|
|
&firwall_l4_per_base->uart0,
|
|
&firwall_l4_per_base->uart1
|
|
};
|
|
|
|
/*
|
|
* The following lines of code will enable non-secure access
|
|
* to nand, usb, spi, emac, sdmmc, gpio, i2c, timers and uart. This
|
|
* is needed as most OS run in non-secure mode. Thus we need to
|
|
* enable non-secure access to these peripherals in order for the
|
|
* OS to use these peripherals.
|
|
*/
|
|
for (i = 0; i < ARRAY_SIZE(addr); i++)
|
|
writel(FIREWALL_L4_DISABLE_ALL, addr[i]);
|
|
}
|
|
|
|
static void firewall_l4_sys_disable(void)
|
|
{
|
|
const struct socfpga_firwall_l4_sys *firwall_l4_sys_base =
|
|
(struct socfpga_firwall_l4_sys *)SOCFPGA_FIREWALL_L4_SYS;
|
|
u32 i;
|
|
const u32 *addr[] = {
|
|
&firwall_l4_sys_base->dma_ecc,
|
|
&firwall_l4_sys_base->emac0rx_ecc,
|
|
&firwall_l4_sys_base->emac0tx_ecc,
|
|
&firwall_l4_sys_base->emac1rx_ecc,
|
|
&firwall_l4_sys_base->emac1tx_ecc,
|
|
&firwall_l4_sys_base->emac2rx_ecc,
|
|
&firwall_l4_sys_base->emac2tx_ecc,
|
|
&firwall_l4_sys_base->nand_ecc,
|
|
&firwall_l4_sys_base->nand_read_ecc,
|
|
&firwall_l4_sys_base->nand_write_ecc,
|
|
&firwall_l4_sys_base->ocram_ecc,
|
|
&firwall_l4_sys_base->sdmmc_ecc,
|
|
&firwall_l4_sys_base->usb0_ecc,
|
|
&firwall_l4_sys_base->usb1_ecc,
|
|
&firwall_l4_sys_base->clock_manager,
|
|
&firwall_l4_sys_base->io_manager,
|
|
&firwall_l4_sys_base->reset_manager,
|
|
&firwall_l4_sys_base->system_manager,
|
|
&firwall_l4_sys_base->watchdog0,
|
|
&firwall_l4_sys_base->watchdog1,
|
|
&firwall_l4_sys_base->watchdog2,
|
|
&firwall_l4_sys_base->watchdog3
|
|
};
|
|
|
|
for (i = 0; i < ARRAY_SIZE(addr); i++)
|
|
writel(FIREWALL_L4_DISABLE_ALL, addr[i]);
|
|
}
|
|
|
|
static void firewall_bridge_disable(void)
|
|
{
|
|
/* disable lwsocf2fpga and soc2fpga bridge security */
|
|
writel(FIREWALL_BRIDGE_DISABLE_ALL, SOCFPGA_FIREWALL_SOC2FPGA);
|
|
writel(FIREWALL_BRIDGE_DISABLE_ALL, SOCFPGA_FIREWALL_LWSOC2FPGA);
|
|
}
|
|
|
|
void firewall_setup(void)
|
|
{
|
|
firewall_l4_per_disable();
|
|
firewall_l4_sys_disable();
|
|
firewall_bridge_disable();
|
|
|
|
/* disable SMMU security */
|
|
writel(FIREWALL_L4_DISABLE_ALL, SOCFPGA_FIREWALL_TCU);
|
|
|
|
/* enable non-secure interface to DMA330 DMA and peripherals */
|
|
writel(SYSMGR_DMA_IRQ_NS | SYSMGR_DMA_MGR_NS,
|
|
socfpga_get_sysmgr_addr() + SYSMGR_SOC64_DMA);
|
|
writel(SYSMGR_DMAPERIPH_ALL_NS,
|
|
socfpga_get_sysmgr_addr() + SYSMGR_SOC64_DMA_PERIPH);
|
|
}
|