mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 16:07:30 +00:00
691d719db7
Move this uncommon header out of the common header. Signed-off-by: Simon Glass <sjg@chromium.org>
130 lines
2.3 KiB
C
130 lines
2.3 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2016 Stefan Roese <sr@denx.de>
|
|
* Copyright (C) 2016 George McCollister <george.mccollister@gmail.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <init.h>
|
|
#include <asm/fsp1/fsp_support.h>
|
|
|
|
/* ALC262 Verb Table - 10EC0262 */
|
|
static const u32 verb_table_data13[] = {
|
|
/* Pin Complex (NID 0x11) */
|
|
0x01171cf0,
|
|
0x01171d11,
|
|
0x01171e11,
|
|
0x01171f41,
|
|
/* Pin Complex (NID 0x12) */
|
|
0x01271cf0,
|
|
0x01271d11,
|
|
0x01271e11,
|
|
0x01271f41,
|
|
/* Pin Complex (NID 0x14) */
|
|
0x01471c10,
|
|
0x01471d40,
|
|
0x01471e01,
|
|
0x01471f01,
|
|
/* Pin Complex (NID 0x15) */
|
|
0x01571cf0,
|
|
0x01571d11,
|
|
0x01571e11,
|
|
0x01571f41,
|
|
/* Pin Complex (NID 0x16) */
|
|
0x01671cf0,
|
|
0x01671d11,
|
|
0x01671e11,
|
|
0x01671f41,
|
|
/* Pin Complex (NID 0x18) */
|
|
0x01871c20,
|
|
0x01871d98,
|
|
0x01871ea1,
|
|
0x01871f01,
|
|
/* Pin Complex (NID 0x19) */
|
|
0x01971c21,
|
|
0x01971d98,
|
|
0x01971ea1,
|
|
0x01971f02,
|
|
/* Pin Complex (NID 0x1A) */
|
|
0x01a71c2f,
|
|
0x01a71d30,
|
|
0x01a71e81,
|
|
0x01a71f01,
|
|
/* Pin Complex */
|
|
0x01b71c1f,
|
|
0x01b71d40,
|
|
0x01b71e21,
|
|
0x01b71f02,
|
|
/* Pin Complex */
|
|
0x01c71cf0,
|
|
0x01c71d11,
|
|
0x01c71e11,
|
|
0x01c71f41,
|
|
/* Pin Complex */
|
|
0x01d71c01,
|
|
0x01d71dc6,
|
|
0x01d71e14,
|
|
0x01d71f40,
|
|
/* Pin Complex */
|
|
0x01e71cf0,
|
|
0x01e71d11,
|
|
0x01e71e11,
|
|
0x01e71f41,
|
|
/* Pin Complex */
|
|
0x01f71cf0,
|
|
0x01f71d11,
|
|
0x01f71e11,
|
|
0x01f71f41,
|
|
};
|
|
|
|
/*
|
|
* This needs to be in ROM since if we put it in CAR, FSP init loses it when
|
|
* it drops CAR.
|
|
*
|
|
* VerbTable: (RealTek ALC262)
|
|
* Revision ID = 0xFF, support all steps
|
|
* Codec Verb Table For AZALIA
|
|
* Codec Address: CAd value (0/1/2)
|
|
* Codec Vendor: 0x10EC0262
|
|
*/
|
|
static const struct azalia_verb_table azalia_verb_table[] = {
|
|
{
|
|
{
|
|
0x10ec0262,
|
|
0x0000,
|
|
0xff,
|
|
0x01,
|
|
0x000b,
|
|
0x0002,
|
|
},
|
|
verb_table_data13
|
|
}
|
|
};
|
|
|
|
static const struct azalia_config azalia_config = {
|
|
.pme_enable = 1,
|
|
.docking_supported = 1,
|
|
.docking_attached = 0,
|
|
.hdmi_codec_enable = 1,
|
|
.azalia_v_ci_enable = 1,
|
|
.rsvdbits = 0,
|
|
.verb_table_num = 1,
|
|
.verb_table = azalia_verb_table,
|
|
.reset_wait_timer_ms = 300
|
|
};
|
|
|
|
void update_fsp_azalia_configs(const struct azalia_config **azalia)
|
|
{
|
|
*azalia = &azalia_config;
|
|
}
|
|
|
|
int board_early_init_f(void)
|
|
{
|
|
/*
|
|
* The FSP enables the BayTrail internal legacy UART (again).
|
|
* Disable it again, so that the one on the EC can be used.
|
|
*/
|
|
setup_internal_uart(0);
|
|
|
|
return 0;
|
|
}
|