mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-27 07:01:24 +00:00
a09fea1d28
- In ARMv8 NXP Layerscape platforms we also need to make use of CONFIG_SYS_RELOC_GD_ENV_ADDR now, do so. - On ENV_IS_IN_REMOTE, CONFIG_ENV_OFFSET is never used, drop the define to 0. - Add Kconfig entry for ENV_ADDR. - Make ENV_ADDR / ENV_OFFSET depend on the env locations that use it. - Add ENV_xxx_REDUND options that depend on their primary option and SYS_REDUNDAND_ENVIRONMENT - On a number of PowerPC platforms, use SPL_ENV_ADDR not CONFIG_ENV_ADDR for the pre-main-U-Boot environment location. - On ENV_IS_IN_SPI_FLASH, check not for CONFIG_ENV_ADDR being set but rather it being non-zero, as it will now be zero by default. - Rework the env_offset absolute in env/embedded.o to not use CONFIG_ENV_OFFSET as it was the only use of ENV_OFFSET within ENV_IS_IN_FLASH. - Migrate all platforms. Cc: Wolfgang Denk <wd@denx.de> Cc: Joe Hershberger <joe.hershberger@ni.com> Cc: Patrick Delaunay <patrick.delaunay@st.com> Cc: uboot-stm32@st-md-mailman.stormreply.com Signed-off-by: Tom Rini <trini@konsulko.com> Acked-by: Joe Hershberger <joe.hershberger@ni.com> Reviewed-by: Simon Goldschmidt <simon.k.r.goldschmidt@gmail.com>
84 lines
2.4 KiB
C
84 lines
2.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Configuation settings for the sh7757lcr board
|
|
*
|
|
* Copyright (C) 2011 Renesas Solutions Corp.
|
|
*/
|
|
|
|
#ifndef __SH7757LCR_H
|
|
#define __SH7757LCR_H
|
|
|
|
#define CONFIG_CPU_SH7757 1
|
|
#define CONFIG_SH7757LCR_DDR_ECC 1
|
|
|
|
#define CONFIG_DISPLAY_BOARDINFO
|
|
|
|
/* MEMORY */
|
|
#define SH7757LCR_SDRAM_BASE (0x80000000)
|
|
#define SH7757LCR_SDRAM_SIZE (240 * 1024 * 1024)
|
|
#define SH7757LCR_SDRAM_ECC_SETTING 0x0f000000 /* 240MByte */
|
|
#define SH7757LCR_SDRAM_DVC_SIZE (16 * 1024 * 1024)
|
|
|
|
#define CONFIG_SYS_PBSIZE 256
|
|
#define CONFIG_SYS_BAUDRATE_TABLE { 115200 }
|
|
|
|
/* SCIF */
|
|
#define CONFIG_CONS_SCIF2 1
|
|
|
|
#define CONFIG_SYS_MEMTEST_START (SH7757LCR_SDRAM_BASE)
|
|
#define CONFIG_SYS_MEMTEST_END (CONFIG_SYS_MEMTEST_START + \
|
|
224 * 1024 * 1024)
|
|
#undef CONFIG_SYS_MEMTEST_SCRATCH
|
|
#undef CONFIG_SYS_LOADS_BAUD_CHANGE
|
|
|
|
#define CONFIG_SYS_SDRAM_BASE (SH7757LCR_SDRAM_BASE)
|
|
#define CONFIG_SYS_SDRAM_SIZE (SH7757LCR_SDRAM_SIZE)
|
|
#define CONFIG_SYS_LOAD_ADDR (CONFIG_SYS_SDRAM_BASE + \
|
|
(128 + 16) * 1024 * 1024)
|
|
|
|
#define CONFIG_SYS_MONITOR_BASE 0x00000000
|
|
#define CONFIG_SYS_MONITOR_LEN (256 * 1024)
|
|
#define CONFIG_SYS_MALLOC_LEN (4 * 1024 * 1024)
|
|
#define CONFIG_SYS_BOOTMAPSZ (8 * 1024 * 1024)
|
|
|
|
/* Ether */
|
|
#define CONFIG_SH_ETHER_USE_PORT 0
|
|
#define CONFIG_SH_ETHER_PHY_ADDR 1
|
|
#define CONFIG_SH_ETHER_CACHE_WRITEBACK 1
|
|
#define CONFIG_BITBANGMII
|
|
#define CONFIG_BITBANGMII_MULTI
|
|
#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
|
|
|
|
#define SH7757LCR_ETHERNET_MAC_BASE_SPI 0x000b0000
|
|
#define SH7757LCR_SPI_SECTOR_SIZE (64 * 1024)
|
|
#define SH7757LCR_ETHERNET_MAC_BASE SH7757LCR_ETHERNET_MAC_BASE_SPI
|
|
#define SH7757LCR_ETHERNET_MAC_SIZE 17
|
|
#define SH7757LCR_ETHERNET_NUM_CH 2
|
|
|
|
/* Gigabit Ether */
|
|
#define SH7757LCR_GIGA_ETHERNET_NUM_CH 2
|
|
|
|
/* SPI */
|
|
#define CONFIG_SH_SPI_BASE 0xfe002000
|
|
|
|
/* MMCIF */
|
|
#define CONFIG_SH_MMCIF_ADDR 0xffcb0000
|
|
#define CONFIG_SH_MMCIF_CLK 48000000
|
|
|
|
/* SH7757 board */
|
|
#define SH7757LCR_SDRAM_PHYS_TOP 0x40000000
|
|
#define SH7757LCR_GRA_OFFSET 0x1f000000
|
|
#define SH7757LCR_PCIEBRG_ADDR_B0 0x000a0000
|
|
#define SH7757LCR_PCIEBRG_SIZE_B0 (64 * 1024)
|
|
#define SH7757LCR_PCIEBRG_ADDR 0x00090000
|
|
#define SH7757LCR_PCIEBRG_SIZE (96 * 1024)
|
|
|
|
/* ENV setting */
|
|
#define CONFIG_ENV_OVERWRITE 1
|
|
#define CONFIG_EXTRA_ENV_SETTINGS \
|
|
"netboot=bootp; bootm\0"
|
|
|
|
/* Board Clock */
|
|
#define CONFIG_SYS_CLK_FREQ 48000000
|
|
#define CONFIG_SH_SCIF_CLK_FREQ CONFIG_SYS_CLK_FREQ
|
|
#endif /* __SH7757LCR_H */
|