mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 16:07:30 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
53 lines
1.1 KiB
C
53 lines
1.1 KiB
C
/*
|
|
* TNETV107X: Clock APIs
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_CLOCK_H
|
|
#define __ASM_ARCH_CLOCK_H
|
|
|
|
#define PSC_MDCTL_NEXT_SWRSTDISABLE 0x0
|
|
#define PSC_MDCTL_NEXT_SYNCRST 0x1
|
|
#define PSC_MDCTL_NEXT_DISABLE 0x2
|
|
#define PSC_MDCTL_NEXT_ENABLE 0x3
|
|
|
|
#define CONFIG_SYS_INT_OSC_FREQ 24000000
|
|
|
|
#ifndef __ASSEMBLY__
|
|
|
|
/* PLL identifiers */
|
|
enum pll_type_e {
|
|
SYS_PLL,
|
|
TDM_PLL,
|
|
ETH_PLL
|
|
};
|
|
|
|
/* PLL configuration data */
|
|
struct pll_init_data {
|
|
int pll;
|
|
int internal_osc;
|
|
unsigned long pll_freq;
|
|
unsigned long div_freq[10];
|
|
};
|
|
|
|
void init_plls(int num_pll, struct pll_init_data *config);
|
|
int lpsc_status(unsigned int mod);
|
|
void lpsc_control(int mod, unsigned long state, int lrstz);
|
|
unsigned long clk_get_rate(unsigned int clk);
|
|
unsigned long clk_round_rate(unsigned int clk, unsigned long hz);
|
|
int clk_set_rate(unsigned int clk, unsigned long hz);
|
|
|
|
static inline void clk_enable(unsigned int mod)
|
|
{
|
|
lpsc_control(mod, PSC_MDCTL_NEXT_ENABLE, -1);
|
|
}
|
|
|
|
static inline void clk_disable(unsigned int mod)
|
|
{
|
|
lpsc_control(mod, PSC_MDCTL_NEXT_DISABLE, -1);
|
|
}
|
|
|
|
#endif
|
|
|
|
#endif
|