mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-05 11:00:15 +00:00
cb80ff20f2
When we do not have bootstage enabled, rather than include an empty dummy function, we just don't reference it. This saves us space in some tight builds. This also shows a few cases where show_boot_progress was incorrectly guarded before. Cc: Simon Glass <sjg@chromium.org> Signed-off-by: Tom Rini <trini@konsulko.com>
119 lines
2.2 KiB
C
119 lines
2.2 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2014, STMicroelectronics - All Rights Reserved
|
|
* Author(s): Vikas Manocha, <vikas.manocha@st.com> for STMicroelectronics.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <bootstage.h>
|
|
#include <dm.h>
|
|
#include <init.h>
|
|
#include <miiphy.h>
|
|
#include <net.h>
|
|
#include <asm/arch/stv0991_periph.h>
|
|
#include <asm/arch/stv0991_defs.h>
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/arch/gpio.h>
|
|
#include <netdev.h>
|
|
#include <asm/global_data.h>
|
|
#include <asm/io.h>
|
|
#include <dm/platform_data/serial_pl01x.h>
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
struct gpio_regs *const gpioa_regs =
|
|
(struct gpio_regs *) GPIOA_BASE_ADDR;
|
|
|
|
#ifndef CONFIG_OF_CONTROL
|
|
static const struct pl01x_serial_plat serial_plat = {
|
|
.base = 0x80406000,
|
|
.type = TYPE_PL011,
|
|
.clock = 2700 * 1000,
|
|
};
|
|
|
|
U_BOOT_DRVINFO(stv09911_serials) = {
|
|
.name = "serial_pl01x",
|
|
.plat = &serial_plat,
|
|
};
|
|
#endif
|
|
|
|
#if CONFIG_IS_ENABLED(BOOTSTAGE)
|
|
void show_boot_progress(int progress)
|
|
{
|
|
printf("%i\n", progress);
|
|
}
|
|
#endif
|
|
|
|
void enable_eth_phy(void)
|
|
{
|
|
/* Set GPIOA_06 pad HIGH (Appli board)*/
|
|
writel(readl(&gpioa_regs->dir) | 0x40, &gpioa_regs->dir);
|
|
writel(readl(&gpioa_regs->data) | 0x40, &gpioa_regs->data);
|
|
}
|
|
int board_eth_enable(void)
|
|
{
|
|
stv0991_pinmux_config(ETH_GPIOB_10_31_C_0_4);
|
|
clock_setup(ETH_CLOCK_CFG);
|
|
enable_eth_phy();
|
|
return 0;
|
|
}
|
|
|
|
int board_qspi_enable(void)
|
|
{
|
|
stv0991_pinmux_config(QSPI_CS_CLK_PAD);
|
|
clock_setup(QSPI_CLOCK_CFG);
|
|
return 0;
|
|
}
|
|
|
|
/*
|
|
* Miscellaneous platform dependent initialisations
|
|
*/
|
|
int board_init(void)
|
|
{
|
|
board_eth_enable();
|
|
board_qspi_enable();
|
|
return 0;
|
|
}
|
|
|
|
int board_uart_init(void)
|
|
{
|
|
stv0991_pinmux_config(UART_GPIOC_30_31);
|
|
clock_setup(UART_CLOCK_CFG);
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_BOARD_EARLY_INIT_F
|
|
int board_early_init_f(void)
|
|
{
|
|
board_uart_init();
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
int dram_init(void)
|
|
{
|
|
gd->ram_size = PHYS_SDRAM_1_SIZE;
|
|
return 0;
|
|
}
|
|
|
|
int dram_init_banksize(void)
|
|
{
|
|
gd->bd->bi_dram[0].start = PHYS_SDRAM_1;
|
|
gd->bd->bi_dram[0].size = PHYS_SDRAM_1_SIZE;
|
|
|
|
return 0;
|
|
}
|
|
|
|
#ifdef CONFIG_CMD_NET
|
|
int board_eth_init(struct bd_info *bis)
|
|
{
|
|
int ret = 0;
|
|
|
|
#if defined(CONFIG_ETH_DESIGNWARE)
|
|
u32 interface = PHY_INTERFACE_MODE_MII;
|
|
if (designware_initialize(GMAC_BASE_ADDR, interface) >= 0)
|
|
ret++;
|
|
#endif
|
|
return ret;
|
|
}
|
|
#endif
|