mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 16:07:30 +00:00
d515362d4d
We want to know which type of chip we are running on - the Tegra family has several SKUs. This can be determined by reading a fuse register, so add this function to ap20. Signed-off-by: Simon Glass <sjg@chromium.org> Acked-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
86 lines
2.7 KiB
C
86 lines
2.7 KiB
C
/*
|
|
* (C) Copyright 2010,2011
|
|
* NVIDIA Corporation <www.nvidia.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef _TEGRA2_H_
|
|
#define _TEGRA2_H_
|
|
|
|
#define NV_PA_SDRAM_BASE 0x00000000
|
|
#define NV_PA_ARM_PERIPHBASE 0x50040000
|
|
#define NV_PA_PG_UP_BASE 0x60000000
|
|
#define NV_PA_TMRUS_BASE 0x60005010
|
|
#define NV_PA_CLK_RST_BASE 0x60006000
|
|
#define NV_PA_FLOW_BASE 0x60007000
|
|
#define NV_PA_GPIO_BASE 0x6000D000
|
|
#define NV_PA_EVP_BASE 0x6000F000
|
|
#define NV_PA_APB_MISC_BASE 0x70000000
|
|
#define TEGRA2_APB_MISC_GP_BASE (NV_PA_APB_MISC_BASE + 0x0800)
|
|
#define NV_PA_APB_UARTA_BASE (NV_PA_APB_MISC_BASE + 0x6000)
|
|
#define NV_PA_APB_UARTB_BASE (NV_PA_APB_MISC_BASE + 0x6040)
|
|
#define NV_PA_APB_UARTC_BASE (NV_PA_APB_MISC_BASE + 0x6200)
|
|
#define NV_PA_APB_UARTD_BASE (NV_PA_APB_MISC_BASE + 0x6300)
|
|
#define NV_PA_APB_UARTE_BASE (NV_PA_APB_MISC_BASE + 0x6400)
|
|
#define TEGRA2_SPI_BASE (NV_PA_APB_MISC_BASE + 0xC380)
|
|
#define TEGRA2_PMC_BASE (NV_PA_APB_MISC_BASE + 0xE400)
|
|
#define TEGRA2_FUSE_BASE (NV_PA_APB_MISC_BASE + 0xF800)
|
|
#define NV_PA_CSITE_BASE 0x70040000
|
|
#define TEGRA_USB1_BASE 0xC5000000
|
|
#define TEGRA_USB3_BASE 0xC5008000
|
|
|
|
#define TEGRA2_SDRC_CS0 NV_PA_SDRAM_BASE
|
|
#define LOW_LEVEL_SRAM_STACK 0x4000FFFC
|
|
#define EARLY_AVP_STACK (NV_PA_SDRAM_BASE + 0x20000)
|
|
#define EARLY_CPU_STACK (EARLY_AVP_STACK - 4096)
|
|
#define PG_UP_TAG_AVP 0xAAAAAAAA
|
|
|
|
#ifndef __ASSEMBLY__
|
|
struct timerus {
|
|
unsigned int cntr_1us;
|
|
};
|
|
|
|
/* Address at which WB code runs, it must not overlap Bootrom's IRAM usage */
|
|
#define AP20_WB_RUN_ADDRESS 0x40020000
|
|
|
|
/* These are the available SKUs (product types) for Tegra */
|
|
enum {
|
|
SKU_ID_T20 = 0x8,
|
|
SKU_ID_T25SE = 0x14,
|
|
SKU_ID_AP25 = 0x17,
|
|
SKU_ID_T25 = 0x18,
|
|
SKU_ID_AP25E = 0x1b,
|
|
SKU_ID_T25E = 0x1c,
|
|
};
|
|
|
|
/* These are the SOC categories that affect clocking */
|
|
enum {
|
|
TEGRA_SOC_T20,
|
|
TEGRA_SOC_T25,
|
|
|
|
TEGRA_SOC_COUNT,
|
|
TEGRA_SOC_UNKNOWN = -1,
|
|
};
|
|
|
|
#else /* __ASSEMBLY__ */
|
|
#define PRM_RSTCTRL TEGRA2_PMC_BASE
|
|
#endif
|
|
|
|
#endif /* TEGRA2_H */
|