mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-18 10:48:51 +00:00
b092f96290
Add clock tables for R8A779A0 V3U SoC from Linux 5.12,
commit 9f4ad9e425a1 ("Linux 5.12")
Signed-off-by: Hai Pham <hai.pham.ud@renesas.com>
Signed-off-by: Marek Vasut <marek.vasut+renesas@gmail.com>
--
Marek: - Add .reset_modemr_offset
- Sync tables from Linux 5.12
- Rebase on latest u-boot
103 lines
2.9 KiB
C
103 lines
2.9 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* R-Car Gen3 Clock Pulse Generator
|
|
*
|
|
* Copyright (C) 2015-2018 Glider bvba
|
|
* Copyright (C) 2018 Renesas Electronics Corp.
|
|
*
|
|
*/
|
|
|
|
#ifndef __CLK_RENESAS_RCAR_GEN3_CPG_H__
|
|
#define __CLK_RENESAS_RCAR_GEN3_CPG_H__
|
|
|
|
enum rcar_gen3_clk_types {
|
|
CLK_TYPE_GEN3_MAIN = CLK_TYPE_CUSTOM,
|
|
CLK_TYPE_GEN3_PLL0,
|
|
CLK_TYPE_GEN3_PLL1,
|
|
CLK_TYPE_GEN3_PLL2,
|
|
CLK_TYPE_GEN3_PLL3,
|
|
CLK_TYPE_GEN3_PLL4,
|
|
CLK_TYPE_GEN3_SD,
|
|
CLK_TYPE_GEN3_R,
|
|
CLK_TYPE_GEN3_MDSEL, /* Select parent/divider using mode pin */
|
|
CLK_TYPE_GEN3_Z,
|
|
CLK_TYPE_GEN3_OSC, /* OSC EXTAL predivider and fixed divider */
|
|
CLK_TYPE_GEN3_RCKSEL, /* Select parent/divider using RCKCR.CKSEL */
|
|
CLK_TYPE_GEN3_RPCSRC,
|
|
CLK_TYPE_GEN3_E3_RPCSRC,
|
|
CLK_TYPE_GEN3_RPC,
|
|
CLK_TYPE_GEN3_RPCD2,
|
|
|
|
CLK_TYPE_R8A779A0_MAIN,
|
|
CLK_TYPE_R8A779A0_PLL1,
|
|
CLK_TYPE_R8A779A0_PLL2X_3X, /* PLL[23][01] */
|
|
CLK_TYPE_R8A779A0_PLL5,
|
|
CLK_TYPE_R8A779A0_SD,
|
|
CLK_TYPE_R8A779A0_MDSEL, /* Select parent/divider using mode pin */
|
|
CLK_TYPE_R8A779A0_OSC, /* OSC EXTAL predivider and fixed divider */
|
|
|
|
/* SoC specific definitions start here */
|
|
CLK_TYPE_GEN3_SOC_BASE,
|
|
};
|
|
|
|
#define DEF_GEN3_SD(_name, _id, _parent, _offset) \
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_SD, _parent, .offset = _offset)
|
|
|
|
#define DEF_GEN3_RPCD2(_name, _id, _parent, _offset) \
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_RPCD2, _parent, .offset = _offset)
|
|
|
|
#define DEF_GEN3_MDSEL(_name, _id, _md, _parent0, _div0, _parent1, _div1) \
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_MDSEL, \
|
|
(_parent0) << 16 | (_parent1), \
|
|
.div = (_div0) << 16 | (_div1), .offset = _md)
|
|
|
|
#define DEF_GEN3_PE(_name, _id, _parent_sscg, _div_sscg, _parent_clean, \
|
|
_div_clean) \
|
|
DEF_GEN3_MDSEL(_name, _id, 12, _parent_sscg, _div_sscg, \
|
|
_parent_clean, _div_clean)
|
|
|
|
#define DEF_GEN3_OSC(_name, _id, _parent, _div) \
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_OSC, _parent, .div = _div)
|
|
|
|
#define DEF_GEN3_RCKSEL(_name, _id, _parent0, _div0, _parent1, _div1) \
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_RCKSEL, \
|
|
(_parent0) << 16 | (_parent1), .div = (_div0) << 16 | (_div1))
|
|
|
|
#define DEF_GEN3_Z(_name, _id, _type, _parent, _div, _offset) \
|
|
DEF_BASE(_name, _id, _type, _parent, .div = _div, .offset = _offset)
|
|
|
|
#define DEF_FIXED_RPCSRC_E3(_name, _id, _parent0, _parent1) \
|
|
DEF_BASE(_name, _id, CLK_TYPE_GEN3_E3_RPCSRC, \
|
|
(_parent0) << 16 | (_parent1), .div = 8)
|
|
|
|
struct rcar_gen3_cpg_pll_config {
|
|
u8 extal_div;
|
|
u8 pll1_mult;
|
|
u8 pll1_div;
|
|
u8 pll3_mult;
|
|
u8 pll3_div;
|
|
u8 osc_prediv;
|
|
u8 pll5_mult;
|
|
u8 pll5_div;
|
|
};
|
|
|
|
#define CPG_RST_MODEMR 0x060
|
|
|
|
#define CPG_RPCCKCR 0x238
|
|
#define CPG_RCKCR 0x240
|
|
|
|
struct gen3_clk_priv {
|
|
void __iomem *base;
|
|
struct cpg_mssr_info *info;
|
|
struct clk clk_extal;
|
|
struct clk clk_extalr;
|
|
bool sscg;
|
|
const struct rcar_gen3_cpg_pll_config *cpg_pll_config;
|
|
};
|
|
|
|
int gen3_clk_probe(struct udevice *dev);
|
|
int gen3_clk_remove(struct udevice *dev);
|
|
|
|
extern const struct clk_ops gen3_clk_ops;
|
|
|
|
#endif
|