mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
927b901b47
The code for this board supports following features: - Boot media support: NAND flash/SD card/SPI flash - Support LCD display - Support ethernet - Support USB mass storage Signed-off-by: Bo Shen <voice.shen@atmel.com> Signed-off-by: Andreas Bießmann <andreas.devel@googlemail.com>
122 lines
2.5 KiB
C
122 lines
2.5 KiB
C
/*
|
|
* (C) Copyright 2007
|
|
* Stelian Pop <stelian@popies.net>
|
|
* Lead Tech Design <www.leadtechdesign.com>
|
|
* Copyright (C) 2009 Jean-Christophe PLAGNIOL-VILLARD <plagnioj@jcrosoft.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
#ifndef __ASM_ARM_ARCH_CLK_H__
|
|
#define __ASM_ARM_ARCH_CLK_H__
|
|
|
|
#include <asm/arch/hardware.h>
|
|
#include <asm/arch/at91_pmc.h>
|
|
#include <asm/global_data.h>
|
|
|
|
static inline unsigned long get_cpu_clk_rate(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
return gd->arch.cpu_clk_rate_hz;
|
|
}
|
|
|
|
static inline unsigned long get_main_clk_rate(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
return gd->arch.main_clk_rate_hz;
|
|
}
|
|
|
|
static inline unsigned long get_mck_clk_rate(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
return gd->arch.mck_rate_hz;
|
|
}
|
|
|
|
static inline unsigned long get_plla_clk_rate(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
return gd->arch.plla_rate_hz;
|
|
}
|
|
|
|
static inline unsigned long get_pllb_clk_rate(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
return gd->arch.pllb_rate_hz;
|
|
}
|
|
|
|
static inline u32 get_pllb_init(void)
|
|
{
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
return gd->arch.at91_pllb_usb_init;
|
|
}
|
|
|
|
#ifdef CPU_HAS_H32MXDIV
|
|
static inline unsigned int get_h32mxdiv(void)
|
|
{
|
|
struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC;
|
|
|
|
return readl(&pmc->mckr) & AT91_PMC_MCKR_H32MXDIV;
|
|
}
|
|
#else
|
|
static inline unsigned int get_h32mxdiv(void)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
static inline unsigned long get_macb_pclk_rate(unsigned int dev_id)
|
|
{
|
|
if (get_h32mxdiv())
|
|
return get_mck_clk_rate() / 2;
|
|
else
|
|
return get_mck_clk_rate();
|
|
}
|
|
|
|
static inline unsigned long get_usart_clk_rate(unsigned int dev_id)
|
|
{
|
|
if (get_h32mxdiv())
|
|
return get_mck_clk_rate() / 2;
|
|
else
|
|
return get_mck_clk_rate();
|
|
}
|
|
|
|
static inline unsigned long get_lcdc_clk_rate(unsigned int dev_id)
|
|
{
|
|
return get_mck_clk_rate();
|
|
}
|
|
|
|
static inline unsigned long get_spi_clk_rate(unsigned int dev_id)
|
|
{
|
|
if (get_h32mxdiv())
|
|
return get_mck_clk_rate() / 2;
|
|
else
|
|
return get_mck_clk_rate();
|
|
}
|
|
|
|
static inline unsigned long get_twi_clk_rate(unsigned int dev_id)
|
|
{
|
|
if (get_h32mxdiv())
|
|
return get_mck_clk_rate() / 2;
|
|
else
|
|
return get_mck_clk_rate();
|
|
}
|
|
|
|
static inline unsigned long get_mci_clk_rate(void)
|
|
{
|
|
if (get_h32mxdiv())
|
|
return get_mck_clk_rate() / 2;
|
|
else
|
|
return get_mck_clk_rate();
|
|
}
|
|
|
|
static inline unsigned long get_pit_clk_rate(void)
|
|
{
|
|
if (get_h32mxdiv())
|
|
return get_mck_clk_rate() / 2;
|
|
else
|
|
return get_mck_clk_rate();
|
|
}
|
|
|
|
int at91_clock_init(unsigned long main_clock);
|
|
void at91_periph_clk_enable(int id);
|
|
void at91_periph_clk_disable(int id);
|
|
#endif /* __ASM_ARM_ARCH_CLK_H__ */
|