mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-14 23:33:00 +00:00
e35b6497f4
It is possible to boot U-Boot for chromebook_coral either 'bare metal' or from coreboot. In the latter case we want to provide access to the coreboot sysinfo tables. Move the definitions into a file available to any x86 board. Signed-off-by: Simon Glass <sjg@chromium.org>
46 lines
1.1 KiB
C
46 lines
1.1 KiB
C
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* UART support for U-Boot when launched from Coreboot
|
|
*
|
|
* Copyright 2019 Google LLC
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <ns16550.h>
|
|
#include <serial.h>
|
|
#include <asm/cb_sysinfo.h>
|
|
|
|
static int coreboot_of_to_plat(struct udevice *dev)
|
|
{
|
|
struct ns16550_plat *plat = dev_get_plat(dev);
|
|
struct cb_serial *cb_info = lib_sysinfo.serial;
|
|
|
|
plat->base = cb_info->baseaddr;
|
|
plat->reg_shift = cb_info->regwidth == 4 ? 2 : 0;
|
|
plat->reg_width = cb_info->regwidth;
|
|
plat->clock = cb_info->input_hertz;
|
|
plat->fcr = UART_FCR_DEFVAL;
|
|
plat->flags = 0;
|
|
if (cb_info->type == CB_SERIAL_TYPE_IO_MAPPED)
|
|
plat->flags |= NS16550_FLAG_IO;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct udevice_id coreboot_serial_ids[] = {
|
|
{ .compatible = "coreboot-serial" },
|
|
{ },
|
|
};
|
|
|
|
U_BOOT_DRIVER(coreboot_uart) = {
|
|
.name = "coreboot_uart",
|
|
.id = UCLASS_SERIAL,
|
|
.of_match = coreboot_serial_ids,
|
|
.priv_auto = sizeof(struct ns16550),
|
|
.plat_auto = sizeof(struct ns16550_plat),
|
|
.of_to_plat = coreboot_of_to_plat,
|
|
.probe = ns16550_serial_probe,
|
|
.ops = &ns16550_serial_ops,
|
|
.flags = DM_FLAG_PRE_RELOC,
|
|
};
|