mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-12 16:07:30 +00:00
61bd2f75f5
Freescale LSCH3 platforms use two DDR controlers interleaving mode out of reset. It can be configured to disable one controller. To support this operation, the driver needs to detect and skip the disabled controller. Signed-off-by: York Sun <yorksun@freescale.com> |
||
---|---|---|
.. | ||
clock.h | ||
config.h | ||
cpu.h | ||
fdt.h | ||
fsl_serdes.h | ||
immap_lsch2.h | ||
immap_lsch3.h | ||
imx-regs.h | ||
ls2080a_stream_id.h | ||
mmu.h | ||
mp.h | ||
ns_access.h | ||
soc.h | ||
speed.h |