mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-19 03:08:31 +00:00
0921de6744
-A_007662 states that for x1 link width, PCIe2 controller trains in Gen1 speed while configured for Gen2 speed. Workaround:Set the width to x1 and speed to Gen2 by writing to CCSR registers in PBI phase -A_008007 states that PVR register may show random value. Workaround: Reset PVR register using DCSR space in PBI phase Add PBI based software workaround for A_007662 and A_008007 in t104x_pbi.cfg. This is required for SPL-based bootloaders like NAND-boot, SD-boot, SPI-boot Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
36 lines
784 B
INI
36 lines
784 B
INI
#PBI commands
|
|
#Software Workaround for errata A-007662 to train PCIe2 controller in Gen2 speed
|
|
09250100 00000400
|
|
09250108 00002000
|
|
#Software Workaround for errata A-008007 to reset PVR register
|
|
09000010 0000000b
|
|
09000014 c0000000
|
|
09000018 81d00017
|
|
89020400 a1000000
|
|
091380c0 000f0000
|
|
89020400 00000000
|
|
#Initialize CPC1
|
|
09010000 00200400
|
|
09138000 00000000
|
|
091380c0 00000100
|
|
#Configure CPC1 as 256KB SRAM
|
|
09010100 00000000
|
|
09010104 fffc0007
|
|
09010f00 08000000
|
|
09010000 80000000
|
|
#Configure LAW for CPC1
|
|
09000cd0 00000000
|
|
09000cd4 fffc0000
|
|
09000cd8 81000011
|
|
#Configure alternate space
|
|
09000010 00000000
|
|
09000014 ff000000
|
|
09000018 81000000
|
|
#Configure SPI controller
|
|
09110000 80000403
|
|
09110020 2d170008
|
|
09110024 00100008
|
|
09110028 00100008
|
|
0911002c 00100008
|
|
#Flush PBL data
|
|
091380c0 000FFFFF
|