mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-08 14:14:32 +00:00
0dc4ab9c43
This patch adds very basic support for the Octeon III SoCs. Only CFI parallel NOR flash and UART is supported for now. Please note that the basic Octeon port does not include the DDR3/4 initialization yet. This will be added in some follow-up patches later. To still use U-Boot on with this port, the L2 cache (4MiB on Octeon III CN73xx) is used as RAM. This way, U-Boot can boot to the prompt on such boards. Signed-off-by: Aaron Williams <awilliams@marvell.com> Signed-off-by: Stefan Roese <sr@denx.de>
30 lines
740 B
C
30 lines
740 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
#ifndef __ASM_MACH_OCTEON_IOREMAP_H
|
|
#define __ASM_MACH_OCTEON_IOREMAP_H
|
|
|
|
#include <linux/types.h>
|
|
|
|
/*
|
|
* Allow physical addresses to be fixed up to help peripherals located
|
|
* outside the low 32-bit range -- generic pass-through version.
|
|
*/
|
|
static inline phys_addr_t fixup_bigphys_addr(phys_addr_t phys_addr,
|
|
phys_addr_t size)
|
|
{
|
|
return phys_addr;
|
|
}
|
|
|
|
static inline void __iomem *plat_ioremap(phys_addr_t offset, unsigned long size,
|
|
unsigned long flags)
|
|
{
|
|
return (void __iomem *)(XKPHYS | offset);
|
|
}
|
|
|
|
static inline int plat_iounmap(const volatile void __iomem *addr)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
#define _page_cachable_default _CACHE_CACHABLE_NONCOHERENT
|
|
|
|
#endif /* __ASM_MACH_OCTEON_IOREMAP_H */
|