mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-16 09:48:16 +00:00
254 lines
7.9 KiB
C
254 lines
7.9 KiB
C
/*
|
|
* (C) Copyright 2003
|
|
* Texas Instruments.
|
|
* Kshitij Gupta <kshitij@ti.com>
|
|
* Configuation settings for the TI OMAP Innovator board.
|
|
*
|
|
* (C) Copyright 2004
|
|
* ARM Ltd.
|
|
* Philippe Robin, <philippe.robin@arm.com>
|
|
* Configuration for Compact Integrator board.
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
|
|
#ifndef __CONFIG_H
|
|
#define __CONFIG_H
|
|
|
|
/*
|
|
* High Level Configuration Options
|
|
* (easy to change)
|
|
*/
|
|
#define CFG_MEMTEST_START 0x100000
|
|
#define CFG_MEMTEST_END 0x10000000
|
|
#define CFG_HZ 1000
|
|
#define CFG_HZ_CLOCK 1000000 /* Timer 1 is clocked at 1Mhz */
|
|
#define CFG_TIMERBASE 0x13000100
|
|
|
|
#define CONFIG_CMDLINE_TAG 1 /* enable passing of ATAGs */
|
|
#define CONFIG_SETUP_MEMORY_TAGS 1
|
|
#define CONFIG_MISC_INIT_R 1 /* call misc_init_r during start up */
|
|
/*
|
|
* Size of malloc() pool
|
|
*/
|
|
#define CFG_MALLOC_LEN (CFG_ENV_SIZE + 128*1024)
|
|
#define CFG_GBL_DATA_SIZE 128 /* size in bytes reserved for initial data */
|
|
|
|
/*
|
|
* Hardware drivers
|
|
*/
|
|
#define CONFIG_DRIVER_SMC91111
|
|
#define CONFIG_SMC_USE_32_BIT
|
|
#define CONFIG_SMC91111_BASE 0xC8000000
|
|
#undef CONFIG_SMC91111_EXT_PHY
|
|
|
|
/*
|
|
* NS16550 Configuration
|
|
*/
|
|
#define CFG_PL011_SERIAL
|
|
#define CONFIG_PL011_CLOCK 14745600
|
|
#define CONFIG_PL01x_PORTS { (void *)CFG_SERIAL0, (void *)CFG_SERIAL1 }
|
|
#define CONFIG_CONS_INDEX 0
|
|
#define CONFIG_BAUDRATE 38400
|
|
#define CFG_BAUDRATE_TABLE { 9600, 19200, 38400, 57600, 115200 }
|
|
#define CFG_SERIAL0 0x16000000
|
|
#define CFG_SERIAL1 0x17000000
|
|
|
|
|
|
/*
|
|
* BOOTP options
|
|
*/
|
|
#define CONFIG_BOOTP_BOOTFILESIZE
|
|
#define CONFIG_BOOTP_BOOTPATH
|
|
#define CONFIG_BOOTP_GATEWAY
|
|
#define CONFIG_BOOTP_HOSTNAME
|
|
|
|
|
|
/*
|
|
* Command line configuration.
|
|
*/
|
|
#define CONFIG_CMD_BDI
|
|
#define CONFIG_CMD_DHCP
|
|
#define CONFIG_CMD_ENV
|
|
#define CONFIG_CMD_FLASH
|
|
#define CONFIG_CMD_IMI
|
|
#define CONFIG_CMD_MEMORY
|
|
#define CONFIG_CMD_NET
|
|
#define CONFIG_CMD_PING
|
|
|
|
|
|
#if 0
|
|
#define CONFIG_BOOTDELAY 2
|
|
#define CONFIG_BOOTARGS "root=/dev/nfs nfsroot=<IP address>:/<exported rootfs> mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0"
|
|
#define CONFIG_BOOTCOMMAND "bootp ; bootm"
|
|
#endif
|
|
/* The kernel command line & boot command below are for a platform flashed with afu.axf
|
|
|
|
Image 666 Block 0 End Block 0 address 0x24000000 exec 0x24000000- name u-boot
|
|
Image 667 Block 1 End Block 13 address 0x24040000 exec 0x24040000- name u-linux
|
|
Image 668 Block 14 End Block 33 address 0x24380000 exec 0x24380000- name rootfs
|
|
SIB at Block62 End Block62 address 0x24f80000
|
|
|
|
*/
|
|
#define CONFIG_BOOTDELAY 2
|
|
#define CONFIG_BOOTARGS "root=/dev/mtdblock2 mem=128M ip=dhcp netdev=27,0,0xfc800000,0xfc800010,eth0 video=clcdfb:0 console=ttyAMA0"
|
|
#define CONFIG_BOOTCOMMAND "cp 0x24080000 0x7fc0 0x100000; bootm"
|
|
|
|
/*
|
|
* Miscellaneous configurable options
|
|
*/
|
|
#define CFG_LONGHELP /* undef to save memory */
|
|
#define CFG_PROMPT "Integrator-CP # " /* Monitor Command Prompt */
|
|
#define CFG_CBSIZE 256 /* Console I/O Buffer Size*/
|
|
/* Print Buffer Size */
|
|
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16)
|
|
#define CFG_MAXARGS 16 /* max number of command args */
|
|
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size*/
|
|
|
|
#undef CFG_CLKS_IN_HZ /* everything, incl board info, in Hz */
|
|
#define CFG_LOAD_ADDR 0x7fc0 /* default load address */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Stack sizes
|
|
*
|
|
* The stack sizes are set up in start.S using the settings below
|
|
*/
|
|
#define CONFIG_STACKSIZE (128*1024) /* regular stack */
|
|
#ifdef CONFIG_USE_IRQ
|
|
#define CONFIG_STACKSIZE_IRQ (4*1024) /* IRQ stack */
|
|
#define CONFIG_STACKSIZE_FIQ (4*1024) /* FIQ stack */
|
|
#endif
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* Physical Memory Map
|
|
*/
|
|
#define CONFIG_NR_DRAM_BANKS 1 /* we have 1 bank of DRAM */
|
|
#define PHYS_SDRAM_1 0x00000000 /* SDRAM Bank #1 */
|
|
#define PHYS_SDRAM_1_SIZE 0x08000000 /* 128 MB */
|
|
|
|
/*-----------------------------------------------------------------------
|
|
* FLASH and environment organization
|
|
|
|
* Top varies according to amount fitted
|
|
* Reserve top 4 blocks of flash
|
|
* - ARM Boot Monitor
|
|
* - Unused
|
|
* - SIB block
|
|
* - U-Boot environment
|
|
*
|
|
* Base is always 0x24000000
|
|
|
|
*/
|
|
#define CFG_FLASH_BASE 0x24000000
|
|
#define CFG_MAX_FLASH_SECT 64
|
|
#define CFG_MAX_FLASH_BANKS 1 /* max number of memory banks */
|
|
#define PHYS_FLASH_SIZE 0x01000000 /* 16MB */
|
|
#define CFG_FLASH_ERASE_TOUT (2*CFG_HZ) /* Timeout for Flash Erase */
|
|
#define CFG_FLASH_WRITE_TOUT (2*CFG_HZ) /* Timeout for Flash Write */
|
|
|
|
#define CFG_MONITOR_LEN 0x00100000
|
|
#define CFG_ENV_IS_IN_FLASH (1)
|
|
|
|
/*
|
|
* Move up the U-Boot & monitor area if more flash is fitted.
|
|
* If this U-Boot is to be run on Integrators with varying flash sizes,
|
|
* drivers/mtd/cfi_flash.c::flash_init() can read the Integrator CP_FLASHPROG
|
|
* register and dynamically assign CFG_ENV_ADDR & CFG_MONITOR_BASE
|
|
* - CFG_MONITOR_BASE is set to indicate that the environment is not
|
|
* embedded in the boot monitor(s) area
|
|
*/
|
|
#if ( PHYS_FLASH_SIZE == 0x04000000 )
|
|
|
|
#define CFG_ENV_ADDR 0x27F00000
|
|
#define CFG_MONITOR_BASE 0x27F40000
|
|
|
|
#elif (PHYS_FLASH_SIZE == 0x02000000 )
|
|
|
|
#define CFG_ENV_ADDR 0x25F00000
|
|
#define CFG_MONITOR_BASE 0x25F40000
|
|
|
|
#else
|
|
|
|
#define CFG_ENV_ADDR 0x24F00000
|
|
#define CFG_MONITOR_BASE 0x27F40000
|
|
|
|
#endif
|
|
|
|
#define CFG_ENV_SECT_SIZE 0x40000 /* 256KB */
|
|
#define CFG_ENV_SIZE 8192 /* 8KB */
|
|
/*-----------------------------------------------------------------------
|
|
* CP control registers
|
|
*/
|
|
#define CPCR_BASE 0xCB000000 /* CP Registers*/
|
|
#define OS_FLASHPROG 0x00000004 /* Flash register*/
|
|
#define CPMASK_EXTRABANK 0x8
|
|
#define CPMASK_FLASHSIZE 0x4
|
|
#define CPMASK_FLWREN 0x2
|
|
#define CPMASK_FLVPPEN 0x1
|
|
|
|
/*
|
|
* The ARM boot monitor initializes the board.
|
|
* However, the default U-Boot code also performs the initialization.
|
|
* If desired, this can be prevented by defining SKIP_LOWLEVEL_INIT
|
|
* - see documentation supplied with board for details of how to choose the
|
|
* image to run at reset/power up
|
|
* e.g. whether the ARM Boot Monitor runs before U-Boot
|
|
|
|
#define CONFIG_SKIP_LOWLEVEL_INIT
|
|
|
|
*/
|
|
|
|
/*
|
|
* The ARM boot monitor does not relocate U-Boot.
|
|
* However, the default U-Boot code performs the relocation check,
|
|
* and may relocate the code if the memory map is changed.
|
|
* If necessary this can be prevented by defining SKIP_RELOCATE_UBOOT
|
|
|
|
#define SKIP_CONFIG_RELOCATE_UBOOT
|
|
|
|
*/
|
|
/*-----------------------------------------------------------------------
|
|
* There are various dependencies on the core module (CM) fitted
|
|
* Users should refer to their CM user guide
|
|
* - when porting adjust u-boot/Makefile accordingly
|
|
* to define the necessary CONFIG_ s for the CM involved
|
|
* see e.g. cp_926ejs_config
|
|
*/
|
|
|
|
#include "armcoremodule.h"
|
|
|
|
/*
|
|
* If CONFIG_SKIP_LOWLEVEL_INIT is not defined &
|
|
* the core module has a CM_INIT register
|
|
* then the U-Boot initialisation code will
|
|
* e.g. ARM Boot Monitor or pre-loader is repeated once
|
|
* (to re-initialise any existing CM_INIT settings to safe values).
|
|
*
|
|
* This is usually not the desired behaviour since the platform
|
|
* will either reboot into the ARM monitor (or pre-loader)
|
|
* or continuously cycle thru it without U-Boot running,
|
|
* depending upon the setting of Integrator/CP switch S2-4.
|
|
*
|
|
* However it may be needed if Integrator/CP switch S2-1
|
|
* is set OFF to boot direct into U-Boot.
|
|
* In that case comment out the line below.
|
|
#undef CONFIG_CM_INIT
|
|
*/
|
|
|
|
#endif /* __CONFIG_H */
|