mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-14 08:57:58 +00:00
63a7578e4e
Remove unneeded variables and assignments. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com> Reviewed-by: Minkyu Kang <mk7.kang@samsung.com> Reviewed-by: Angelo Dureghello <angelo@sysam.it>
196 lines
4 KiB
C
196 lines
4 KiB
C
/*
|
|
* (C) Copyright 2007-2010 DENX Software Engineering
|
|
* Copyright (C) 2004-2006 Freescale Semiconductor, Inc.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
/*
|
|
* CPU specific code for the MPC512x family.
|
|
*
|
|
* Derived from the MPC83xx code.
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <command.h>
|
|
#include <net.h>
|
|
#include <netdev.h>
|
|
#include <asm/processor.h>
|
|
#include <asm/io.h>
|
|
|
|
#if defined(CONFIG_OF_LIBFDT)
|
|
#include <fdt_support.h>
|
|
#endif
|
|
|
|
DECLARE_GLOBAL_DATA_PTR;
|
|
|
|
int checkcpu (void)
|
|
{
|
|
volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR;
|
|
ulong clock = gd->cpu_clk;
|
|
u32 pvr = get_pvr ();
|
|
u32 spridr = in_be32(&immr->sysconf.spridr);
|
|
char buf1[32], buf2[32];
|
|
|
|
puts ("CPU: ");
|
|
|
|
switch (spridr & 0xffff0000) {
|
|
case SPR_5121E:
|
|
puts ("MPC5121e ");
|
|
break;
|
|
default:
|
|
printf ("Unknown part ID %08x ", spridr & 0xffff0000);
|
|
}
|
|
printf ("rev. %d.%d, Core ", SVR_MJREV (spridr), SVR_MNREV (spridr));
|
|
|
|
switch (pvr & 0xffff0000) {
|
|
case PVR_E300C4:
|
|
puts ("e300c4 ");
|
|
break;
|
|
default:
|
|
puts ("unknown ");
|
|
}
|
|
printf ("at %s MHz, CSB at %s MHz (RSR=0x%04lx)\n",
|
|
strmhz(buf1, clock),
|
|
strmhz(buf2, gd->arch.csb_clk),
|
|
gd->arch.reset_status & 0xffff);
|
|
return 0;
|
|
}
|
|
|
|
|
|
int
|
|
do_reset (cmd_tbl_t * cmdtp, int flag, int argc, char * const argv[])
|
|
{
|
|
ulong msr;
|
|
volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR;
|
|
|
|
/* Interrupts and MMU off */
|
|
__asm__ __volatile__ ("mfmsr %0":"=r" (msr):);
|
|
|
|
msr &= ~( MSR_EE | MSR_IR | MSR_DR);
|
|
__asm__ __volatile__ ("mtmsr %0"::"r" (msr));
|
|
|
|
/*
|
|
* Enable Reset Control Reg - "RSTE" is the magic word that let us go
|
|
*/
|
|
out_be32(&immap->reset.rpr, 0x52535445);
|
|
|
|
/* Verify Reset Control Reg is enabled */
|
|
while (!(in_be32(&immap->reset.rcer) & RCER_CRE))
|
|
;
|
|
|
|
printf ("Resetting the board.\n");
|
|
udelay(200);
|
|
|
|
/* Perform reset */
|
|
out_be32(&immap->reset.rcr, RCR_SWHR);
|
|
|
|
/* Unreached... */
|
|
return 1;
|
|
}
|
|
|
|
|
|
/*
|
|
* Get timebase clock frequency (like cpu_clk in Hz)
|
|
*/
|
|
unsigned long get_tbclk (void)
|
|
{
|
|
return (gd->bus_clk + 3L) / 4L;
|
|
}
|
|
|
|
|
|
#if defined(CONFIG_WATCHDOG)
|
|
void watchdog_reset (void)
|
|
{
|
|
int re_enable = disable_interrupts ();
|
|
|
|
/* Reset watchdog */
|
|
volatile immap_t *immr = (immap_t *) CONFIG_SYS_IMMR;
|
|
out_be32(&immr->wdt.swsrr, 0x556c);
|
|
out_be32(&immr->wdt.swsrr, 0xaa39);
|
|
|
|
if (re_enable)
|
|
enable_interrupts ();
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_OF_LIBFDT
|
|
|
|
#ifdef CONFIG_OF_SUPPORT_OLD_DEVICE_TREES
|
|
/*
|
|
* fdt setup for old device trees
|
|
* fix up
|
|
* cpu clocks
|
|
* soc clocks
|
|
* ethernet addresses
|
|
*/
|
|
static void old_ft_cpu_setup(void *blob, bd_t *bd)
|
|
{
|
|
/*
|
|
* avoid fixing up by path because that
|
|
* produces scary error messages
|
|
*/
|
|
uchar enetaddr[6];
|
|
|
|
/*
|
|
* old device trees have ethernet nodes with
|
|
* device_type = "network"
|
|
*/
|
|
eth_getenv_enetaddr("ethaddr", enetaddr);
|
|
do_fixup_by_prop(blob, "device_type", "network", 8,
|
|
"local-mac-address", enetaddr, 6, 0);
|
|
do_fixup_by_prop(blob, "device_type", "network", 8,
|
|
"address", enetaddr, 6, 0);
|
|
/*
|
|
* old device trees have soc nodes with
|
|
* device_type = "soc"
|
|
*/
|
|
do_fixup_by_prop_u32(blob, "device_type", "soc", 4,
|
|
"bus-frequency", bd->bi_ipsfreq, 0);
|
|
}
|
|
#endif
|
|
|
|
static void ft_clock_setup(void *blob, bd_t *bd)
|
|
{
|
|
char *cpu_path = "/cpus/" OF_CPU;
|
|
|
|
/*
|
|
* fixup cpu clocks using path
|
|
*/
|
|
do_fixup_by_path_u32(blob, cpu_path,
|
|
"timebase-frequency", OF_TBCLK, 1);
|
|
do_fixup_by_path_u32(blob, cpu_path,
|
|
"bus-frequency", bd->bi_busfreq, 1);
|
|
do_fixup_by_path_u32(blob, cpu_path,
|
|
"clock-frequency", bd->bi_intfreq, 1);
|
|
/*
|
|
* fixup soc clocks using compatible
|
|
*/
|
|
do_fixup_by_compat_u32(blob, OF_SOC_COMPAT,
|
|
"bus-frequency", bd->bi_ipsfreq, 1);
|
|
}
|
|
|
|
void ft_cpu_setup(void *blob, bd_t *bd)
|
|
{
|
|
#ifdef CONFIG_OF_SUPPORT_OLD_DEVICE_TREES
|
|
old_ft_cpu_setup(blob, bd);
|
|
#endif
|
|
ft_clock_setup(blob, bd);
|
|
#ifdef CONFIG_HAS_ETH0
|
|
fdt_fixup_ethernet(blob);
|
|
#endif
|
|
fdt_fixup_memory(blob, (u64)bd->bi_memstart, (u64)bd->bi_memsize);
|
|
}
|
|
#endif
|
|
|
|
#ifdef CONFIG_MPC512x_FEC
|
|
/* Default initializations for FEC controllers. To override,
|
|
* create a board-specific function called:
|
|
* int board_eth_init(bd_t *bis)
|
|
*/
|
|
|
|
int cpu_eth_init(bd_t *bis)
|
|
{
|
|
return mpc512x_fec_initialize(bis);
|
|
}
|
|
#endif
|