mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-05 12:45:42 +00:00
862e2e75e8
RISC-V defines the base integer instruction sets as RV32I and RV64I. Rename CPU_RISCV_32 and CPU_RISCV_64 to ARCH_RV32I and ARCH_RV64I to match this convention. Signed-off-by: Lukas Auer <lukas.auer@aisec.fraunhofer.de> Reviewed-by: Bin Meng <bmeng.cn@gmail.com> Reviewed-by: Rick Chen <rick@andestech.com>
65 lines
1.2 KiB
ArmAsm
65 lines
1.2 KiB
ArmAsm
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) 2018 Alexander Graf <agraf@suse.de>
|
|
*/
|
|
|
|
#include <config.h>
|
|
#include <linux/linkage.h>
|
|
|
|
#ifdef CONFIG_ARCH_RV64I
|
|
#define STORE_IDX(reg, idx) sd reg, (idx*8)(a0)
|
|
#define LOAD_IDX(reg, idx) ld reg, (idx*8)(a0)
|
|
#else
|
|
#define STORE_IDX(reg, idx) sw reg, (idx*4)(a0)
|
|
#define LOAD_IDX(reg, idx) lw reg, (idx*4)(a0)
|
|
#endif
|
|
|
|
.pushsection .text.setjmp, "ax"
|
|
ENTRY(setjmp)
|
|
/* Preserve all callee-saved registers and the SP */
|
|
STORE_IDX(s0, 0)
|
|
STORE_IDX(s1, 1)
|
|
STORE_IDX(s2, 2)
|
|
STORE_IDX(s3, 3)
|
|
STORE_IDX(s4, 4)
|
|
STORE_IDX(s5, 5)
|
|
STORE_IDX(s6, 6)
|
|
STORE_IDX(s7, 7)
|
|
STORE_IDX(s8, 8)
|
|
STORE_IDX(s9, 9)
|
|
STORE_IDX(s10, 10)
|
|
STORE_IDX(s11, 11)
|
|
STORE_IDX(ra, 12)
|
|
STORE_IDX(sp, 13)
|
|
li a0, 0
|
|
ret
|
|
ENDPROC(setjmp)
|
|
.popsection
|
|
|
|
.pushsection .text.longjmp, "ax"
|
|
ENTRY(longjmp)
|
|
LOAD_IDX(s0, 0)
|
|
LOAD_IDX(s1, 1)
|
|
LOAD_IDX(s2, 2)
|
|
LOAD_IDX(s3, 3)
|
|
LOAD_IDX(s4, 4)
|
|
LOAD_IDX(s5, 5)
|
|
LOAD_IDX(s6, 6)
|
|
LOAD_IDX(s7, 7)
|
|
LOAD_IDX(s8, 8)
|
|
LOAD_IDX(s9, 9)
|
|
LOAD_IDX(s10, 10)
|
|
LOAD_IDX(s11, 11)
|
|
LOAD_IDX(ra, 12)
|
|
LOAD_IDX(sp, 13)
|
|
|
|
/* Move the return value in place, but return 1 if passed 0. */
|
|
beq a1, zero, longjmp_1
|
|
mv a0, a1
|
|
ret
|
|
|
|
longjmp_1:
|
|
li a0, 1
|
|
ret
|
|
ENDPROC(longjmp)
|
|
.popsection
|