mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-11-11 15:37:23 +00:00
7b64fef33c
Patch by Haavard Skinnemoen, 6 Sep 2006 16:23:02 +0200 This patch adds common infrastructure code for the Atmel AVR32 architecture. See doc/README.AVR32 for details. Signed-off-by: Haavard Skinnemoen <hskinnemoen@atmel.com>
83 lines
2.5 KiB
C
83 lines
2.5 KiB
C
/*
|
|
* Copyright (C) 2006 Atmel Corporation
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
|
* MA 02111-1307 USA
|
|
*/
|
|
#ifndef __ASM_AVR32_CACHEFLUSH_H
|
|
#define __ASM_AVR32_CACHEFLUSH_H
|
|
|
|
/*
|
|
* Invalidate any cacheline containing virtual address vaddr without
|
|
* writing anything back to memory.
|
|
*
|
|
* Note that this function may corrupt unrelated data structures when
|
|
* applied on buffers that are not cacheline aligned in both ends.
|
|
*/
|
|
static inline void dcache_invalidate_line(volatile void *vaddr)
|
|
{
|
|
asm volatile("cache %0[0], 0x0b" : : "r"(vaddr) : "memory");
|
|
}
|
|
|
|
/*
|
|
* Make sure any cacheline containing virtual address vaddr is written
|
|
* to memory.
|
|
*/
|
|
static inline void dcache_clean_line(volatile void *vaddr)
|
|
{
|
|
asm volatile("cache %0[0], 0x0c" : : "r"(vaddr) : "memory");
|
|
}
|
|
|
|
/*
|
|
* Make sure any cacheline containing virtual address vaddr is written
|
|
* to memory and then invalidate it.
|
|
*/
|
|
static inline void dcache_flush_line(volatile void *vaddr)
|
|
{
|
|
asm volatile("cache %0[0], 0x0d" : : "r"(vaddr) : "memory");
|
|
}
|
|
|
|
/*
|
|
* Invalidate any instruction cacheline containing virtual address
|
|
* vaddr.
|
|
*/
|
|
static inline void icache_invalidate_line(volatile void *vaddr)
|
|
{
|
|
asm volatile("cache %0[0], 0x01" : : "r"(vaddr) : "memory");
|
|
}
|
|
|
|
/*
|
|
* Applies the above functions on all lines that are touched by the
|
|
* specified virtual address range.
|
|
*/
|
|
void dcache_invalidate_range(volatile void *start, size_t len);
|
|
void dcache_clean_range(volatile void *start, size_t len);
|
|
void dcache_flush_range(volatile void *start, size_t len);
|
|
void icache_invalidate_range(volatile void *start, size_t len);
|
|
|
|
static inline void dcache_flush_unlocked(void)
|
|
{
|
|
asm volatile("cache %0[5], 0x08" : : "r"(0) : "memory");
|
|
}
|
|
|
|
/*
|
|
* Make sure any pending writes are completed before continuing.
|
|
*/
|
|
#define sync_write_buffer() asm volatile("sync 0" : : : "memory")
|
|
|
|
#endif /* __ASM_AVR32_CACHEFLUSH_H */
|