mirror of
https://github.com/AsahiLinux/u-boot
synced 2024-12-18 17:23:09 +00:00
4a9e89a3e3
Allwinner seems to typically stick to a common MMIO memory map for several SoCs, but from time to time does some breaking changes, which also introduce new generations of some peripherals. The last time this happened with the H6, which apart from re-organising the base addresses also changed the clock controller significantly. We added a CONFIG_SUN50I_GEN_H6 symbol back then to mark SoCs sharing those traits. Now the Allwinner D1 changes the memory map again, and also extends the pincontroller, among other peripherals. To mark this generation of SoCs, add a CONFIG_SUNXI_GEN_NCAT2 symbol, this name is reportedly used in the Allwinner BSP code, and prevents us from inventing our own name. Add this new symbol to some guards that were already checking for the H6 generation, since many features are shared between the two (like the renovated clock controller). This paves the way to introduce a first user of this generation. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Tested-by: Samuel Holland <samuel@sholland.org>
43 lines
1.1 KiB
C
43 lines
1.1 KiB
C
/*
|
|
* (C) Copyright 2022 Arm Limited
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#ifndef _SUNXI_CPU_SUNXI_NCAT2_H
|
|
#define _SUNXI_CPU_SUNXI_NCAT2_H
|
|
|
|
#define SUNXI_CCM_BASE 0x02001000
|
|
#define SUNXI_TIMER_BASE 0x02050000
|
|
|
|
#define SUNXI_UART0_BASE 0x02500000
|
|
#define SUNXI_UART1_BASE 0x02500400
|
|
#define SUNXI_UART2_BASE 0x02500800
|
|
#define SUNXI_UART3_BASE 0x02500C00
|
|
#define SUNXI_TWI0_BASE 0x02502000
|
|
#define SUNXI_TWI1_BASE 0x02502400
|
|
#define SUNXI_TWI2_BASE 0x02502800
|
|
#define SUNXI_TWI3_BASE 0x02502C00
|
|
|
|
#define SUNXI_SRAMC_BASE 0x03000000
|
|
/* SID address space starts at 0x03006000, but e-fuse is at offset 0x200 */
|
|
#define SUNXI_SIDC_BASE 0x03006000
|
|
#define SUNXI_SID_BASE 0x03006200
|
|
#define SUNXI_GIC400_BASE 0x03020000
|
|
|
|
#define SUNXI_MMC0_BASE 0x04020000
|
|
#define SUNXI_MMC1_BASE 0x04021000
|
|
#define SUNXI_MMC2_BASE 0x04022000
|
|
|
|
#define SUNXI_R_CPUCFG_BASE 0x07000400
|
|
#define SUNXI_PRCM_BASE 0x07010000
|
|
|
|
#define SUNXI_CPUCFG_BASE 0x09010000
|
|
|
|
#ifndef __ASSEMBLY__
|
|
void sunxi_board_init(void);
|
|
void sunxi_reset(void);
|
|
int sunxi_get_sid(unsigned int *sid);
|
|
#endif
|
|
|
|
#endif /* _SUNXI_CPU_SUNXI_NCAT2_H */
|